From WikiChip
Difference between revisions of "intel/atom/c3950"
< intel‎ | atom

 
(7 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{intel title|Atom C3950}}
 
{{intel title|Atom C3950}}
−
{{mpu
+
{{chip
 
|name=Atom C3950
 
|name=Atom C3950
 
|image=denverton (front).png
 
|image=denverton (front).png
Line 24: Line 24:
 
|core name=Denverton
 
|core name=Denverton
 
|core family=6
 
|core family=6
 +
|core model=95
 
|core stepping=B1
 
|core stepping=B1
 
|process=14 nm
 
|process=14 nm
Line 41: Line 42:
 
|package module 1={{packages/intel/fcbga-1310}}
 
|package module 1={{packages/intel/fcbga-1310}}
 
}}
 
}}
−
'''Atom C3950''' is a {{arch|64}} [[hexadeca-core]] ultra-low power [[x86]] microserver [[system on a chip]] introduced by [[Intel]] in 2017. The C3950, which is manufactured on a [[14 nm process]], is based on the {{intel|Goldmont|l=arch}} microarchitecture. This chip operates at 1.7 GHz with a [[TDP]] of 24 W and a {{intel|turbo boost}} frequency of up to 2.2 GHz. The C3950 supports up to a dual-channel of 256 GiB of DDR4-2400 [[ECC]] memory. This model is part of {{intel|Denverton|l=core}}'s [[part of::Server and Cloud Storage SKUs]].
+
'''Atom C3950''' is a {{arch|64}} [[hexadeca-core]] ultra-low power [[x86]] microserver [[system on a chip]] introduced by [[Intel]] in 2017. The C3950, which is manufactured on a [[14 nm process]], is based on the {{intel|Goldmont|l=arch}} microarchitecture. This chip operates at 1.7 GHz with a [[TDP]] of 24 W and a {{intel|turbo boost}} frequency of up to 2.2 GHz. The C3950 supports up to 256 GiB of dual-channel DDR4-2400 [[ECC]] memory. This model is part of {{intel|Denverton|l=core}}'s [[part of::Server and Cloud Storage SKUs]].
  
 
== Cache ==
 
== Cache ==
Line 75: Line 76:
  
 
== Expansions ==
 
== Expansions ==
 +
This chip incorporates 20 high-speed I/O (HSIO) lanes that may be configured as any combination of the following:
 
{{expansions main
 
{{expansions main
 
|
 
|
−
{{expansions entry}}
+
{{expansions entry
 +
|type=PCIe
 +
|pcie revision=3.0
 +
|pcie lanes=16
 +
|pcie config=x8
 +
|pcie config 2=x4
 +
|pcie config 3=x2
 +
|pcie config 4=x1
 +
}}
 +
{{expansions entry
 +
|type=USB
 +
|usb revision=3.0
 +
|usb ports=8
 +
}}
 +
{{expansions entry
 +
|type=HSIO
 +
|hsio lanes=20
 +
}}
 +
}}
 +
 
 +
== Networking ==
 +
{{network
 +
|eth opts=Yes
 +
|10ge=Yes
 +
|10ge ports=2
 
}}
 
}}
  

Latest revision as of 23:44, 14 August 2019

Edit Values
Atom C3950
denverton (front).png
General Info
DesignerIntel
ManufacturerIntel
Model NumberC3950
Part NumberHW8076502638901
S-SpecSR383
MarketServer, Embedded
IntroductionAugust 15, 2017 (announced)
August 15, 2017 (launched)
Release Price$389.00
ShopAmazon
General Specs
FamilyAtom
Series3000
LockedYes
Frequency1,700 MHz
Turbo Frequency2,200 MHz (1 core)
Clock multiplier17
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureGoldmont
Core NameDenverton
Core Family6
Core Model95
Core SteppingB1
Process14 nm
TechnologyCMOS
Word Size64 bit
Cores16
Threads16
Max Memory256 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP24 W
Tjunction0 °C – 100 °C
Tcase0 °C – 78 °C
Tstorage-25 °C – 125 °C
Packaging
PackageFCBGA-1310 (BGA)
Dimension34 mm x 28 mm
Ball Count1310
Ball CompSAC405
InterconnectBGA-1310

Atom C3950 is a 64-bit hexadeca-core ultra-low power x86 microserver system on a chip introduced by Intel in 2017. The C3950, which is manufactured on a 14 nm process, is based on the Goldmont microarchitecture. This chip operates at 1.7 GHz with a TDP of 24 W and a turbo boost frequency of up to 2.2 GHz. The C3950 supports up to 256 GiB of dual-channel DDR4-2400 ECC memory. This model is part of Denverton's Server and Cloud Storage SKUs.

Cache[edit]

Main article: Goldmont § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$896 KiB
917,504 B
0.875 MiB
L1I$512 KiB
524,288 B
0.5 MiB
16x32 KiB8-way set associativewrite-back
L1D$384 KiB
393,216 B
0.375 MiB
16x24 KiB6-way set associativewrite-back
L2$16 MiB
16,384 KiB
16,777,216 B
0.0156 GiB
  8x2 MiB16-way set associativewrite-back

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR3L-1600, DDR4-2400
Supports ECCYes
Max Mem256 GiB
Controllers1
Channels2
Max Bandwidth35.76 GiB/s
36,618.24 MiB/s
38.397 GB/s
38,397.008 MB/s
0.0349 TiB/s
0.0384 TB/s
Bandwidth
Single 17.88 GiB/s
Double 35.76 GiB/s

Expansions[edit]

This chip incorporates 20 high-speed I/O (HSIO) lanes that may be configured as any combination of the following:

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 3.0
Max Lanes: 16
Configuration: x8, x4, x2, x1
USBRevision: 3.0
Max Ports: 8
HSIOMax Lanes: 20


Networking[edit]

[Edit/Modify Network Info]

ethernet plug icon.svg
Networking
Ethernet
10GbEYes (Ports: 2)

Features[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/atom/c3950&oldid=93381"
Facts about "Atom C3950 - Intel"
RDF feed
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Encryption Standard Instruction Set Extension +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables + and Memory Protection Extensions +
has intel enhanced speedstep technologytrue +
has intel turbo boost technology 2 0true +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has second level address translation supporttrue +
has x86 advanced encryption standard instruction set extensiontrue +
l1$ size896 KiB (917,504 B, 0.875 MiB) +
l1d$ description6-way set associative +
l1d$ size384 KiB (393,216 B, 0.375 MiB) +
l1i$ description8-way set associative +
l1i$ size512 KiB (524,288 B, 0.5 MiB) +
l2$ description16-way set associative +
l2$ size16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) +
max memory bandwidth35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) +
max memory channels2 +
part ofServer and Cloud Storage SKUs +
supported memory typeDDR3L-1600 + and DDR4-2400 +
x86/has memory protection extensionstrue +