From WikiChip
Difference between revisions of "intel/atom/c3750"
| (14 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
{{intel title|Atom C3750}} | {{intel title|Atom C3750}} | ||
| − | {{ | + | {{chip |
|name=Atom C3750 | |name=Atom C3750 | ||
|image=denverton (front).png | |image=denverton (front).png | ||
| Line 24: | Line 24: | ||
|core name=Denverton | |core name=Denverton | ||
|core family=6 | |core family=6 | ||
| + | |core model=95 | ||
|core stepping=B1 | |core stepping=B1 | ||
|process=14 nm | |process=14 nm | ||
| Line 41: | Line 42: | ||
|package module 1={{packages/intel/fcbga-1310}} | |package module 1={{packages/intel/fcbga-1310}} | ||
}} | }} | ||
| − | '''Atom C3750''' is a {{arch|64}} [[octa-core]] ultra-low power [[x86]] microserver [[system on a chip]] introduced by [[Intel]] in 2017. The C3750, which is manufactured on a [[14 nm process]], is based on the {{intel|Goldmont|l=arch}} microarchitecture. This chip operates at 2.2 GHz with a [[TDP]] of 21 W and a {{intel|turbo boost}} frequency of up to 2.4 GHz. The C3750 supports up to | + | '''Atom C3750''' is a {{arch|64}} [[octa-core]] ultra-low power [[x86]] microserver [[system on a chip]] introduced by [[Intel]] in 2017. The C3750, which is manufactured on a [[14 nm process]], is based on the {{intel|Goldmont|l=arch}} microarchitecture. This chip operates at 2.2 GHz with a [[TDP]] of 21 W and a {{intel|turbo boost}} frequency of up to 2.4 GHz. The C3750 supports up to 256 GiB of dual-channel DDR4-2133 [[ECC]] memory. This model is part of {{intel|Denverton|l=core}}'s [[part of::Server and Cloud Storage SKUs]]. |
== Cache == | == Cache == | ||
| Line 72: | Line 73: | ||
|bandwidth schan=15.89 GiB/s | |bandwidth schan=15.89 GiB/s | ||
|bandwidth dchan=31.79 GiB/s | |bandwidth dchan=31.79 GiB/s | ||
| + | }} | ||
| + | |||
| + | == Expansions == | ||
| + | This chip incorporates 12 high-speed I/O (HSIO) lanes that may be configured as any combination of the following: | ||
| + | {{expansions main | ||
| + | | | ||
| + | {{expansions entry | ||
| + | |type=PCIe | ||
| + | |pcie revision=3.0 | ||
| + | |pcie lanes=12 | ||
| + | |pcie config=x8 | ||
| + | |pcie config 2=x4 | ||
| + | |pcie config 3=x2 | ||
| + | |pcie config 4=x1 | ||
| + | }} | ||
| + | {{expansions entry | ||
| + | |type=USB | ||
| + | |usb revision=3.0 | ||
| + | |usb ports=8 | ||
| + | }} | ||
| + | {{expansions entry | ||
| + | |type=HSIO | ||
| + | |hsio lanes=12 | ||
| + | }} | ||
| + | }} | ||
| + | |||
| + | == Networking == | ||
| + | {{network | ||
| + | |eth opts=Yes | ||
| + | |10ge=Yes | ||
| + | |10ge ports=2 | ||
}} | }} | ||
== Features == | == Features == | ||
| − | {{x86 features}} | + | {{x86 features |
| + | |real=Yes | ||
| + | |protected=Yes | ||
| + | |smm=Yes | ||
| + | |fpu=Yes | ||
| + | |x8616=Yes | ||
| + | |x8632=Yes | ||
| + | |x8664=Yes | ||
| + | |nx=Yes | ||
| + | |mmx=Yes | ||
| + | |emmx=Yes | ||
| + | |sse=Yes | ||
| + | |sse2=Yes | ||
| + | |sse3=Yes | ||
| + | |ssse3=Yes | ||
| + | |sse41=Yes | ||
| + | |sse42=Yes | ||
| + | |sse4a=No | ||
| + | |avx=No | ||
| + | |avx2=No | ||
| + | |avx512f=No | ||
| + | |avx512cd=No | ||
| + | |avx512er=No | ||
| + | |avx512pf=No | ||
| + | |avx512bw=No | ||
| + | |avx512dq=No | ||
| + | |avx512vl=No | ||
| + | |avx512ifma=No | ||
| + | |avx512vbmi=No | ||
| + | |avx5124fmaps=No | ||
| + | |avx5124vnniw=No | ||
| + | |avx512vpopcntdq=No | ||
| + | |abm=No | ||
| + | |tbm=No | ||
| + | |bmi1=No | ||
| + | |bmi2=No | ||
| + | |fma3=No | ||
| + | |fma4=No | ||
| + | |aes=Yes | ||
| + | |rdrand=Yes | ||
| + | |sha=Yes | ||
| + | |xop=No | ||
| + | |adx=No | ||
| + | |clmul=No | ||
| + | |f16c=No | ||
| + | |tbt1=No | ||
| + | |tbt2=Yes | ||
| + | |tbmt3=No | ||
| + | |bpt=No | ||
| + | |eist=Yes | ||
| + | |sst=No | ||
| + | |flex=No | ||
| + | |fastmem=No | ||
| + | |ivmd=No | ||
| + | |intelnodecontroller=No | ||
| + | |intelnode=No | ||
| + | |kpt=No | ||
| + | |ptt=No | ||
| + | |intelrunsure=No | ||
| + | |mbe=No | ||
| + | |isrt=No | ||
| + | |sba=No | ||
| + | |mwt=No | ||
| + | |sipp=No | ||
| + | |att=No | ||
| + | |ipt=No | ||
| + | |tsx=No | ||
| + | |txt=No | ||
| + | |ht=No | ||
| + | |vpro=No | ||
| + | |vtx=Yes | ||
| + | |vtd=Yes | ||
| + | |ept=Yes | ||
| + | |mpx=Yes | ||
| + | |sgx=No | ||
| + | |securekey=No | ||
| + | |osguard=No | ||
| + | |3dnow=No | ||
| + | |e3dnow=No | ||
| + | |smartmp=No | ||
| + | |powernow=No | ||
| + | |amdvi=No | ||
| + | |amdv=No | ||
| + | |amdsme=No | ||
| + | |amdtsme=No | ||
| + | |amdsev=No | ||
| + | |rvi=No | ||
| + | |smt=No | ||
| + | |sensemi=No | ||
| + | |xfr=No | ||
| + | }} | ||
Latest revision as of 00:45, 15 August 2019
| Edit Values | |||||||||||
| Atom C3750 | |||||||||||
| General Info | |||||||||||
| Designer | Intel | ||||||||||
| Manufacturer | Intel | ||||||||||
| Model Number | C3750 | ||||||||||
| Part Number | HW8076502639002 | ||||||||||
| S-Spec | SR385 | ||||||||||
| Market | Server, Embedded | ||||||||||
| Introduction | August 15, 2017 (announced) August 15, 2017 (launched) | ||||||||||
| Release Price | $171.00 | ||||||||||
| Shop | Amazon | ||||||||||
| General Specs | |||||||||||
| Family | Atom | ||||||||||
| Series | 3000 | ||||||||||
| Locked | Yes | ||||||||||
| Frequency | 2,200 MHz | ||||||||||
| Turbo Frequency | 2,400 MHz (1 core) | ||||||||||
| Clock multiplier | 22 | ||||||||||
| Microarchitecture | |||||||||||
| ISA | x86-64 (x86) | ||||||||||
| Microarchitecture | Goldmont | ||||||||||
| Core Name | Denverton | ||||||||||
| Core Family | 6 | ||||||||||
| Core Model | 95 | ||||||||||
| Core Stepping | B1 | ||||||||||
| Process | 14 nm | ||||||||||
| Technology | CMOS | ||||||||||
| Word Size | 64 bit | ||||||||||
| Cores | 8 | ||||||||||
| Threads | 8 | ||||||||||
| Max Memory | 256 GiB | ||||||||||
| Multiprocessing | |||||||||||
| Max SMP | 1-Way (Uniprocessor) | ||||||||||
| Electrical | |||||||||||
| TDP | 21 W | ||||||||||
| Tjunction | 0 °C – 100 °C | ||||||||||
| Tcase | 0 °C – 84 °C | ||||||||||
| Tstorage | -25 °C – 125 °C | ||||||||||
| Packaging | |||||||||||
| |||||||||||
Atom C3750 is a 64-bit octa-core ultra-low power x86 microserver system on a chip introduced by Intel in 2017. The C3750, which is manufactured on a 14 nm process, is based on the Goldmont microarchitecture. This chip operates at 2.2 GHz with a TDP of 21 W and a turbo boost frequency of up to 2.4 GHz. The C3750 supports up to 256 GiB of dual-channel DDR4-2133 ECC memory. This model is part of Denverton's Server and Cloud Storage SKUs.
Cache[edit]
- Main article: Goldmont § Cache
|
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
|||||||||||||||||||||||||
Memory controller[edit]
|
Integrated Memory Controller
|
||||||||||||||
|
||||||||||||||
Expansions[edit]
This chip incorporates 12 high-speed I/O (HSIO) lanes that may be configured as any combination of the following:
Expansion Options |
||||||||||
|
||||||||||
Networking[edit]
|
Networking
|
||||
|
||||
Features[edit]
[Edit/Modify Supported Features]
|
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||||||||||||||||||
Facts about "Atom C3750 - Intel"
| has ecc memory support | true + |
| has extended page tables support | true + |
| has feature | Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables + and Memory Protection Extensions + |
| has intel enhanced speedstep technology | true + |
| has intel vt-d technology | true + |
| has intel vt-x technology | true + |
| has second level address translation support | true + |
| has x86 advanced encryption standard instruction set extension | true + |
| l1$ size | 448 KiB (458,752 B, 0.438 MiB) + |
| l1d$ description | 6-way set associative + |
| l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) + |
| max memory bandwidth | 31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
| max memory channels | 2 + |
| part of | Server and Cloud Storage SKUs + |
| supported memory type | DDR3L-1600 + and DDR4-2133 + |
| x86/has memory protection extensions | true + |