From WikiChip
Difference between revisions of "intel/cores/ivy bridge e"
(Created page with "{{intel title|Ivy Bridge E|core}} {{core}}") |
|||
Line 1: | Line 1: | ||
{{intel title|Ivy Bridge E|core}} | {{intel title|Ivy Bridge E|core}} | ||
− | {{core}} | + | {{core |
+ | |name=Ivy Bridge E | ||
+ | |image=ivy bridge e (front).png | ||
+ | |caption=Package front | ||
+ | |image 2=ivy bridge e (back).png | ||
+ | |caption 2=Package back | ||
+ | |developer=Intel | ||
+ | |manufacturer=Intel | ||
+ | |first announced=September 10, 2013 | ||
+ | |first launched=September 10, 2013 | ||
+ | |isa=x86-64 | ||
+ | |isa family=x86 | ||
+ | |microarch=Ivy Bridge | ||
+ | |word=64 bit | ||
+ | |proc=22 nm | ||
+ | |tech=CMOS | ||
+ | |predecessor=Sandy Bridge E | ||
+ | |predecessor link=intel/cores/sandy bridge e | ||
+ | |successor=Haswell E | ||
+ | |successor link=intel/cores/haswell e | ||
+ | }} |
Latest revision as of 21:04, 24 July 2017
Edit Values | |
Ivy Bridge E | |
Package front | |
Package back | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Introduction | September 10, 2013 (announced) September 10, 2013 (launched) |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Ivy Bridge |
Word Size | 8 octets 64 bit16 nibbles |
Process | 22 nm 0.022 μm 2.2e-5 mm |
Technology | CMOS |
Succession | |
Facts about "Ivy Bridge E - Cores - Intel"
designer | Intel + |
first announced | September 10, 2013 + |
first launched | September 10, 2013 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
main image | + and + |
main image caption | Package front + and Package back + |
manufacturer | Intel + |
microarchitecture | Ivy Bridge + |
name | Ivy Bridge E + |
process | 22 nm (0.022 μm, 2.2e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |