From WikiChip
Difference between revisions of "renesas/r-car/l1"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(2 intermediate revisions by one other user not shown) | |||
Line 1: | Line 1: | ||
{{renesas title|R-Car L1}} | {{renesas title|R-Car L1}} | ||
− | {{ | + | {{chip |
|name=R-Car L1 | |name=R-Car L1 | ||
|no image=Yes | |no image=Yes | ||
Line 27: | Line 27: | ||
}} | }} | ||
'''R-Car L1''' is a performance embedded SoC for the automotive industry designed by [[Renesas]]. The L1 features a single {{armh|Cortex-A9|l=arch}} core operating at 400 MHz. This chip incorporates [[Imagination]]'s {{imgtec|PowerVR SGX531}} [[GPU]]. This SoC supports up to 1 GiB of DDR3-1066 memory. | '''R-Car L1''' is a performance embedded SoC for the automotive industry designed by [[Renesas]]. The L1 features a single {{armh|Cortex-A9|l=arch}} core operating at 400 MHz. This chip incorporates [[Imagination]]'s {{imgtec|PowerVR SGX531}} [[GPU]]. This SoC supports up to 1 GiB of DDR3-1066 memory. | ||
+ | |||
+ | * '''Note:''' It's unknown if this model was ever actually released. | ||
+ | |||
+ | |||
+ | == Cache == | ||
+ | {{main|arm holdings/microarchitectures/cortex-a9#Memory_Hierarchy|l1=Cortex-A9 § Cache}} | ||
+ | {{cache size | ||
+ | |l1 cache=64 KiB | ||
+ | |l1i cache=32 KiB | ||
+ | |l1i break=1x32 KiB | ||
+ | |l1i desc=4-way set associative | ||
+ | |l1d cache=32 KiB | ||
+ | |l1d break=1x32 KiB | ||
+ | |l1d desc=4-way set associative | ||
+ | }} | ||
+ | |||
+ | == Memory controller == | ||
+ | {{memory controller | ||
+ | |type=DDR3-1066 | ||
+ | |type 2=DDR2-533 | ||
+ | |ecc=No | ||
+ | |max mem=1 GiB | ||
+ | |controllers=1 | ||
+ | |channels=1 | ||
+ | |width=32 bit | ||
+ | |max bandwidth=1.99 GiB/s | ||
+ | |bandwidth schan=1.99 GiB/s | ||
+ | }} | ||
+ | |||
+ | == Graphics == | ||
+ | {{integrated graphics | ||
+ | | gpu = PowerVR SGX531 | ||
+ | | designer = Imagination Technologies | ||
+ | | execution units = 1 | ||
+ | |||
+ | | opengl es ver = 2.0 | ||
+ | }} | ||
+ | |||
+ | == Features == | ||
+ | {{arm features | ||
+ | |thumb=No | ||
+ | |thumb2=Yes | ||
+ | |thumbee=Yes | ||
+ | |vfpv1=No | ||
+ | |vfpv2=No | ||
+ | |vfpv3=Yes | ||
+ | |vfpv3-d16=No | ||
+ | |vfpv3-f16=No | ||
+ | |vfpv4=No | ||
+ | |vfpv4-d16=No | ||
+ | |vfpv5=No | ||
+ | |neon=Yes | ||
+ | |jazelle=Yes | ||
+ | |wmmx=No | ||
+ | |wmmx2=No | ||
+ | }} |
Latest revision as of 15:32, 13 December 2017
Edit Values | |||||||||||
R-Car L1 | |||||||||||
General Info | |||||||||||
Designer | Renesas, ARM Holdings | ||||||||||
Manufacturer | TSMC | ||||||||||
Model Number | L1 | ||||||||||
Market | Embedded | ||||||||||
General Specs | |||||||||||
Family | R-Car | ||||||||||
Series | 1st Gen | ||||||||||
Frequency | 400 MHz | ||||||||||
Microarchitecture | |||||||||||
ISA | ARMv7 (ARM) | ||||||||||
Microarchitecture | Cortex-A9 | ||||||||||
Core Name | Cortex-A9 | ||||||||||
Process | 40 nm | ||||||||||
Technology | CMOS | ||||||||||
Word Size | 32 bit | ||||||||||
Cores | 1 | ||||||||||
Threads | 1 | ||||||||||
Max Memory | 1 GiB | ||||||||||
Multiprocessing | |||||||||||
Max SMP | 1-Way (Uniprocessor) | ||||||||||
Electrical | |||||||||||
Vcore | 1.2 V | ||||||||||
VI/O | 3.3 V | ||||||||||
Packaging | |||||||||||
|
R-Car L1 is a performance embedded SoC for the automotive industry designed by Renesas. The L1 features a single Cortex-A9 core operating at 400 MHz. This chip incorporates Imagination's PowerVR SGX531 GPU. This SoC supports up to 1 GiB of DDR3-1066 memory.
- Note: It's unknown if this model was ever actually released.
Contents
Cache[edit]
- Main article: Cortex-A9 § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||
|
Features[edit]
[Edit/Modify Supported Features]
Supported ARM Extensions & Processor Features
|
||||||||||
|
Facts about "R-Car L1 - Renesas"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | R-Car L1 - Renesas#package + |
base frequency | 400 MHz (0.4 GHz, 400,000 kHz) + |
core count | 1 + |
core name | Cortex-A9 + |
core voltage | 1.2 V (12 dV, 120 cV, 1,200 mV) + |
designer | Renesas + and ARM Holdings + |
family | R-Car + |
full page name | renesas/r-car/l1 + |
has ecc memory support | false + |
instance of | microprocessor + |
integrated gpu | PowerVR SGX531 + |
integrated gpu designer | Imagination Technologies + |
integrated gpu execution units | 1 + |
io voltage | 3.3 V (33 dV, 330 cV, 3,300 mV) + |
isa | ARMv7 + |
isa family | ARM + |
l1$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1d$ description | 4-way set associative + |
l1d$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
ldate | 1900 + |
manufacturer | TSMC + |
market segment | Embedded + |
max cpu count | 1 + |
max memory | 1,024 MiB (1,048,576 KiB, 1,073,741,824 B, 1 GiB, 9.765625e-4 TiB) + |
max memory bandwidth | 1.99 GiB/s (2,037.76 MiB/s, 2.137 GB/s, 2,136.746 MB/s, 0.00194 TiB/s, 0.00214 TB/s) + |
max memory channels | 1 + |
microarchitecture | Cortex-A9 + |
model number | L1 + |
name | R-Car L1 + |
package | FCBGA-429 + |
process | 40 nm (0.04 μm, 4.0e-5 mm) + |
series | 1st Gen + |
smp max ways | 1 + |
supported memory type | DDR3-1066 + and DDR2-533 + |
technology | CMOS + |
thread count | 1 + |
word size | 32 bit (4 octets, 8 nibbles) + |