m (Bot: Automated text replacement (-|avx512=No +)) |
|||
(38 intermediate revisions by 21 users not shown) | |||
Line 1: | Line 1: | ||
{{amd title|Ryzen 5 1600}} | {{amd title|Ryzen 5 1600}} | ||
− | {{ | + | {{chip |
− | | future | + | |future=Yes |
− | | name | + | |name=AMD Ryzen 5 1600 |
− | | no image | + | |no image=Yes |
− | | | + | |designer=AMD |
− | | | + | |manufacturer=GlobalFoundries |
− | | | + | |model number=1600 |
− | | | + | |part number=YD1600BBAEBOX |
− | | | + | |part number 2=YD1600BBM6IAE |
− | | | + | |part number 3=YD1600BBM6IAF |
− | | part number | + | |part number 4=YD1600BBAFBOX |
− | | market | + | |market=Desktop |
− | | first announced | + | |first announced=March 16, 2017 |
− | | first launched | + | |first launched=April 11, 2017 |
− | + | |release price=$219 | |
− | + | |family=Ryzen 5 | |
− | | release price | + | |series=Ryzen |
− | + | |locked=No | |
− | | family | + | |frequency=3,200 MHz |
− | | series | + | |turbo frequency1=3,600 MHz |
− | | locked | + | |turbo frequency2=3,600 MHz |
− | | frequency | + | |turbo frequency3=3,300 MHz |
− | + | |turbo frequency4=3,300 MHz | |
− | | turbo frequency1 | + | |turbo frequency5=3,300 MHz |
− | | turbo frequency2 | + | |turbo frequency6=3,300 MHz |
− | | turbo frequency3 | + | |turbo frequency=Yes |
− | | turbo frequency4 | + | |bus links=4 |
− | | turbo frequency5 | + | |bus rate=8 GT/s |
− | | turbo frequency6 | + | |clock multiplier=32 |
− | | turbo | + | |isa=x86-64 |
− | + | |isa family=x86 | |
− | | bus | + | |microarch=Zen |
− | + | |chipset=Promontory | |
− | | bus rate | + | |core name=Summit Ridge |
− | + | |core family=23 | |
− | | clock multiplier | + | |core model=1 |
− | + | |core stepping=B1 | |
− | + | |process=14 nm | |
− | + | |transistors=4,800,000,000 | |
− | | isa | + | |technology=CMOS |
− | | isa | + | |die area=213 mm² |
− | | microarch | + | |word size=64 bit |
− | + | |core count=6 | |
− | | chipset | + | |thread count=12 |
− | | core name | + | |max memory=64 GiB |
− | | core family | + | |max cpus=1 |
− | | core model | + | |tdp=65 W |
− | | core stepping | + | |package name 1=amd,socket am4 |
− | | process | + | }} |
− | | transistors | + | '''Ryzen 5 1600''' is a {{arch|64}} [[hexa-core]] mid-range performance [[x86]] desktop microprocessor introduced by [[AMD]] in early [[2017]]. This processor is based on AMD's {{amd|Zen|Zen microarchitecture|l=arch}} and is fabricated on a [[14 nm process]]. The 1600 operates at a base frequency of 3.2 GHz with a [[TDP]] of 65 W and a {{amd|Precision Boost|Boost}} frequency of up to 3.6 GHz. This model is a less overclockable friendly version of the {{\\|1600X}}. This MPU supports up to 64 GiB of dual-channel DDR4-2666 ECC memory. |
− | | technology | ||
− | | die area | ||
− | |||
− | |||
− | | word size | ||
− | | core count | ||
− | | thread count | ||
− | | max cpus | ||
− | | | ||
− | + | In December 2019 AMD [https://wccftech.com/first-gen-amd-ryzen-cpus-are-appearing-with-12nm-zen-architecture/ silently launched] a new variant, dubbed Ryzen 5 1600 "AF" (based on the changed SKU). It's based on the newer and improved Zen+ architecture and user testings suggest a slightly higher boost clock (3600Mhz compared to 3300MHz for original "AE") under multi-core load compared to the fresh-man 1600. | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
== Cache == | == Cache == | ||
Line 104: | Line 74: | ||
== Memory controller == | == Memory controller == | ||
− | |||
{{memory controller | {{memory controller | ||
− | |type=DDR4- | + | |type=DDR4-3600 |
|ecc=Yes | |ecc=Yes | ||
|max mem=64 GiB | |max mem=64 GiB | ||
Line 119: | Line 88: | ||
== Expansions == | == Expansions == | ||
− | The | + | The 1600 includes 20 PCIe lanes - 16 for a [[DGP]] and 4 for storage (NVMe or 2 ports SATA Express). |
{{expansions | {{expansions | ||
| pcie revision = 3.0 | | pcie revision = 3.0 | ||
Line 161: | Line 130: | ||
|sse42=Yes | |sse42=Yes | ||
|sse4a=Yes | |sse4a=Yes | ||
+ | |sse_gfni=No | ||
|avx=Yes | |avx=Yes | ||
+ | |avx_gfni=No | ||
|avx2=Yes | |avx2=Yes | ||
− | + | |avx512f=No | |
+ | |avx512cd=No | ||
+ | |avx512er=No | ||
+ | |avx512pf=No | ||
+ | |avx512bw=No | ||
+ | |avx512dq=No | ||
+ | |avx512vl=No | ||
+ | |avx512ifma=No | ||
+ | |avx512vbmi=No | ||
+ | |avx5124fmaps=No | ||
+ | |avx512vnni=No | ||
+ | |avx5124vnniw=No | ||
+ | |avx512vpopcntdq=No | ||
+ | |avx512gfni=No | ||
+ | |avx512vaes=No | ||
+ | |avx512vbmi2=No | ||
+ | |avx512bitalg=No | ||
+ | |avx512vpclmulqdq=No | ||
|abm=Yes | |abm=Yes | ||
|tbm=No | |tbm=No | ||
Line 177: | Line 165: | ||
|clmul=Yes | |clmul=Yes | ||
|f16c=Yes | |f16c=Yes | ||
+ | |bfloat16=No | ||
|tbt1=No | |tbt1=No | ||
|tbt2=No | |tbt2=No | ||
|tbmt3=No | |tbmt3=No | ||
+ | |tvb=No | ||
|bpt=No | |bpt=No | ||
|eist=No | |eist=No | ||
Line 185: | Line 175: | ||
|flex=No | |flex=No | ||
|fastmem=No | |fastmem=No | ||
+ | |ivmd=No | ||
+ | |intelnodecontroller=No | ||
+ | |intelnode=No | ||
+ | |kpt=No | ||
+ | |ptt=No | ||
+ | |intelrunsure=No | ||
+ | |mbe=No | ||
|isrt=No | |isrt=No | ||
|sba=No | |sba=No | ||
Line 202: | Line 199: | ||
|securekey=No | |securekey=No | ||
|osguard=No | |osguard=No | ||
+ | |intqat=No | ||
+ | |dlboost=No | ||
|3dnow=No | |3dnow=No | ||
|e3dnow=No | |e3dnow=No | ||
|smartmp=No | |smartmp=No | ||
|powernow=No | |powernow=No | ||
− | |amdvi= | + | |amdvi=No |
− | |amdv= | + | |amdv=No |
+ | |amdsme=No | ||
+ | |amdtsme=No | ||
+ | |amdsev=No | ||
|rvi=No | |rvi=No | ||
|smt=Yes | |smt=Yes | ||
|sensemi=Yes | |sensemi=Yes | ||
|xfr=No | |xfr=No | ||
+ | |xfr2=No | ||
+ | |mxfr=No | ||
+ | |amdpb=No | ||
+ | |amdpb2=No | ||
+ | |amdpbod=No | ||
}} | }} | ||
− | * This model has partial {{amd|XFR}} support, allowing for an additional + | + | * This model has partial {{amd|XFR}} support, allowing for an additional +[[amd xfr headroom::100]] MHz boost frequency. |
Latest revision as of 05:42, 24 June 2024
Edit Values | |
AMD Ryzen 5 1600 | |
General Info | |
Designer | AMD |
Manufacturer | GlobalFoundries |
Model Number | 1600 |
Part Number | YD1600BBAEBOX, YD1600BBM6IAE, YD1600BBM6IAF, YD1600BBAFBOX |
Market | Desktop |
Introduction | March 16, 2017 (announced) April 11, 2017 (launched) |
Release Price | $219 |
Shop | Amazon |
General Specs | |
Family | Ryzen 5 |
Series | Ryzen |
Locked | No |
Frequency | 3,200 MHz |
Turbo Frequency | Yes |
Turbo Frequency | 3,600 MHz (1 core), 3,600 MHz (2 cores), 3,300 MHz (3 cores), 3,300 MHz (4 cores), 3,300 MHz (5 cores), 3,300 MHz (6 cores) |
Bus rate | 4 × 8 GT/s |
Clock multiplier | 32 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Zen |
Chipset | Promontory |
Core Name | Summit Ridge |
Core Family | 23 |
Core Model | 1 |
Core Stepping | B1 |
Process | 14 nm |
Transistors | 4,800,000,000 |
Technology | CMOS |
Die | 213 mm² |
Word Size | 64 bit |
Cores | 6 |
Threads | 12 |
Max Memory | 64 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 65 W |
Packaging | |
Package | OPGA-1331 |
Package Type | Organic Micro Pin Grid Array |
Dimension | 40 mm × 40 mm |
Pitch | 1 mm |
Contacts | 1331 |
Socket | Socket AM4 |
Ryzen 5 1600 is a 64-bit hexa-core mid-range performance x86 desktop microprocessor introduced by AMD in early 2017. This processor is based on AMD's Zen microarchitecture and is fabricated on a 14 nm process. The 1600 operates at a base frequency of 3.2 GHz with a TDP of 65 W and a Boost frequency of up to 3.6 GHz. This model is a less overclockable friendly version of the 1600X. This MPU supports up to 64 GiB of dual-channel DDR4-2666 ECC memory.
In December 2019 AMD silently launched a new variant, dubbed Ryzen 5 1600 "AF" (based on the changed SKU). It's based on the newer and improved Zen+ architecture and user testings suggest a slightly higher boost clock (3600Mhz compared to 3300MHz for original "AE") under multi-core load compared to the fresh-man 1600.
Cache[edit]
- Main article: Zen § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
[Edit] Memory Configurations | |||
---|---|---|---|
Dual Channel | Single Rank | 2 DIMMs | DDR4-2666 |
4 DIMMs | DDR4-2133 | ||
Double Rank | 2 DIMMs | DDR4-2400 | |
4 DIMMs | DDR4-1866 |
Expansions[edit]
The 1600 includes 20 PCIe lanes - 16 for a DGP and 4 for storage (NVMe or 2 ports SATA Express).
Expansion Options
|
||||||||||||||||||||||||||||
|
- eMMC, LPC, SMBus, SPI/eSPI
Audio[edit]
Support Azalia High Definition Audio
Graphics[edit]
This processor has no integrated graphics.
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
- This model has partial XFR support, allowing for an additional +100100 MHzMHz boost frequency.
0.1 GHz
100,000 kHz
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Ryzen 5 1600 - AMD#io + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has amd amd-v technology | true + |
has amd amd-vi technology | true + |
has amd sensemi technology | true + |
has ecc memory support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
l1$ size | 576 KiB (589,824 B, 0.563 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) + |
max memory bandwidth | 39.74 GiB/s (40,693.76 MiB/s, 42.671 GB/s, 42,670.5 MB/s, 0.0388 TiB/s, 0.0427 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 20 + |
supported memory type | DDR4-2666 + |