From WikiChip
Difference between revisions of "vti/vl86cx/vy86c710a2"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
Line 1: | Line 1: | ||
{{vti title|VY86C710A2}} | {{vti title|VY86C710A2}} | ||
− | {{ | + | {{chip |
|name=VY86C710A2 | |name=VY86C710A2 | ||
|no image=No | |no image=No |
Latest revision as of 15:32, 13 December 2017
Edit Values | |||||||||
VY86C710A2 | |||||||||
General Info | |||||||||
Designer | ARM Holdings | ||||||||
Manufacturer | VLSI Technology | ||||||||
Model Number | VY86C710A2 | ||||||||
Part Number | VY86C710A2, VY86C710A-2 | ||||||||
Market | Embedded, Desktop | ||||||||
Introduction | 1995 (launched) | ||||||||
General Specs | |||||||||
Family | VL86Cx | ||||||||
Frequency | 28 MHz | ||||||||
Microarchitecture | |||||||||
ISA | ARMv3 (ARM) | ||||||||
Microarchitecture | ARM7 | ||||||||
Core Name | ARM710 | ||||||||
Process | 0.5 µm | ||||||||
Transistors | 570,295 | ||||||||
Technology | CMOS | ||||||||
Die | 34 mm² | ||||||||
Word Size | 32 bit | ||||||||
Cores | 1 | ||||||||
Threads | 1 | ||||||||
Max Memory | 4 GiB | ||||||||
Max Address Mem | 0xFFFFFFFF | ||||||||
Multiprocessing | |||||||||
Max SMP | 1-Way (Uniprocessor) | ||||||||
Electrical | |||||||||
Power dissipation | 105 mW | ||||||||
Vcore | 3.3 V ± 10 % | ||||||||
Tstorage | -65 °C – -150 °C | ||||||||
Tambient | -10 °C – 70 °C | ||||||||
Packaging | |||||||||
|
VY86C710A2 is a 32-bit ARM microprocessor designed by ARM and introduce by VTI in 1995. This processor is based on the ARM7 microarchitecture (ARM710 core) and is manufactured on VLSI's 0.5 µm process and operating at 28 MHz.
According to ARM, this processor had the performance of 23 Dhrystone (2.2) MIPS for a 219 DMIPS/Watt.
Cache[edit]
- Main article: ARM7 § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||
|
Documents[edit]
Facts about "VY86C710A2 - VTI"
l1$ description | 64-way set associative + |
l1$ size | 8 KiB (8,192 B, 0.00781 MiB) + |