Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "vti/vl86cx/vy86c710"
(Created page with "{{vti title|VY86C710}} {{mpu |name=VY86C710 |no image=No |designer=ARM Holdings |manufacturer=VLSI Technology |model number=VY86C710 |part number=VY86C710 |part number 2=VY86C...") |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
| (4 intermediate revisions by one other user not shown) | |||
| Line 1: | Line 1: | ||
{{vti title|VY86C710}} | {{vti title|VY86C710}} | ||
| − | {{ | + | {{chip |
|name=VY86C710 | |name=VY86C710 | ||
|no image=No | |no image=No | ||
| Line 7: | Line 7: | ||
|model number=VY86C710 | |model number=VY86C710 | ||
|part number=VY86C710 | |part number=VY86C710 | ||
| − | |||
| − | |||
|market=Embedded | |market=Embedded | ||
|market 2=Desktop | |market 2=Desktop | ||
|first launched=July 23, 1994 | |first launched=July 23, 1994 | ||
| − | |||
|family=VL86Cx | |family=VL86Cx | ||
| − | |frequency= | + | |frequency=40 MHz |
|isa=ARMv3 | |isa=ARMv3 | ||
|isa family=ARM | |isa family=ARM | ||
| Line 29: | Line 26: | ||
|max memory=4 GiB | |max memory=4 GiB | ||
|max memory addr=0xFFFFFFFF | |max memory addr=0xFFFFFFFF | ||
| − | |power= | + | |power=425 mW |
| − | |v core= | + | |v core=5 V |
|v core tolerance=10 % | |v core tolerance=10 % | ||
|tstorage min=-65 °C | |tstorage min=-65 °C | ||
| Line 38: | Line 35: | ||
|package module 1={{packages/vti/tqfp-144}} | |package module 1={{packages/vti/tqfp-144}} | ||
}} | }} | ||
| − | '''VY86C710''' is a {{arch|32}} [[ARM]] microprocessor designed by [[arm holdings|ARM]] and introduce by [[vti|VTI]] in [[1994]]. This processor is based on the {{armh|ARM7|l=arch}} microarchitecture ({{armh|ARM710|l=core}} core) and is manufactured on [[VLSI Technology|VLSI]]'s [[0.5 µm process]] and operating at | + | '''VY86C710''' is a {{arch|32}} [[ARM]] microprocessor designed by [[arm holdings|ARM]] and introduce by [[vti|VTI]] in [[1994]]. This processor is based on the {{armh|ARM7|l=arch}} microarchitecture ({{armh|ARM710|l=core}} core) and is manufactured on [[VLSI Technology|VLSI]]'s [[0.5 µm process]] and operating at 40 MHz. |
| − | |||
| − | |||
== Cache == | == Cache == | ||
| Line 50: | Line 45: | ||
|l1 policy=write-through | |l1 policy=write-through | ||
}} | }} | ||
| − | |||
| − | |||
| − | |||
Latest revision as of 15:32, 13 December 2017
| Edit Values | |||||||||
| VY86C710 | |||||||||
| General Info | |||||||||
| Designer | ARM Holdings | ||||||||
| Manufacturer | VLSI Technology | ||||||||
| Model Number | VY86C710 | ||||||||
| Part Number | VY86C710 | ||||||||
| Market | Embedded, Desktop | ||||||||
| Introduction | July 23, 1994 (launched) | ||||||||
| General Specs | |||||||||
| Family | VL86Cx | ||||||||
| Frequency | 40 MHz | ||||||||
| Microarchitecture | |||||||||
| ISA | ARMv3 (ARM) | ||||||||
| Microarchitecture | ARM7 | ||||||||
| Core Name | ARM710 | ||||||||
| Process | 0.5 µm | ||||||||
| Transistors | 570,295 | ||||||||
| Technology | CMOS | ||||||||
| Die | 34 mm² | ||||||||
| Word Size | 32 bit | ||||||||
| Cores | 1 | ||||||||
| Threads | 1 | ||||||||
| Max Memory | 4 GiB | ||||||||
| Max Address Mem | 0xFFFFFFFF | ||||||||
| Multiprocessing | |||||||||
| Max SMP | 1-Way (Uniprocessor) | ||||||||
| Electrical | |||||||||
| Power dissipation | 425 mW | ||||||||
| Vcore | 5 V ± 10 % | ||||||||
| Tstorage | -65 °C – -150 °C | ||||||||
| Tambient | -10 °C – 70 °C | ||||||||
| Packaging | |||||||||
| |||||||||
VY86C710 is a 32-bit ARM microprocessor designed by ARM and introduce by VTI in 1994. This processor is based on the ARM7 microarchitecture (ARM710 core) and is manufactured on VLSI's 0.5 µm process and operating at 40 MHz.
Cache[edit]
- Main article: ARM7 § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||
|
||||||||
Facts about "VY86C710 - VTI"
| l1$ description | 64-way set associative + |
| l1$ size | 8 KiB (8,192 B, 0.00781 MiB) + |