Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/duron/dhm0850avs1bm"
m (Bot: Automated text replacement (-\| electrical += Yes +)) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
| (2 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
{{amd title|Duron 850 (Camaro)}} | {{amd title|Duron 850 (Camaro)}} | ||
| − | {{ | + | {{chip |
| name = Duron 850 | | name = Duron 850 | ||
| no image = Yes | | no image = Yes | ||
| Line 10: | Line 10: | ||
| model number = Duron 850 | | model number = Duron 850 | ||
| part number = DHM0850AVS1BM | | part number = DHM0850AVS1BM | ||
| − | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
| + | | part number 4 = | ||
| market = Mobile | | market = Mobile | ||
| first announced = 2001 | | first announced = 2001 | ||
| Line 106: | Line 106: | ||
== Features == | == Features == | ||
| − | {{ | + | {{x86 features |
| em64t = | | em64t = | ||
| nx = | | nx = | ||
Latest revision as of 15:07, 13 December 2017
| Edit Values | |
| Duron 850 | |
| General Info | |
| Designer | AMD |
| Manufacturer | AMD |
| Model Number | Duron 850 |
| Part Number | DHM0850AVS1BM |
| Market | Mobile |
| Introduction | 2001 (announced) 2001 (launched) |
| Shop | Amazon |
| General Specs | |
| Family | Duron |
| Series | Duron Mobile |
| Locked | Yes |
| Frequency | 850 MHz |
| Bus type | FSB |
| Bus speed | 100 MHz |
| Bus rate | 200 MT/s |
| Clock multiplier | 8.5 |
| CPUID | 660 |
| Microarchitecture | |
| Microarchitecture | K7 |
| Core Name | Morgan |
| Core Family | 6 |
| Core Model | 6 |
| Core Stepping | 0, 1 |
| Process | 180 nm |
| Technology | CMOS |
| Word Size | 32 bit |
| Cores | 1 |
| Threads | 1 |
| Max Memory | 4 GiB |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
| Electrical | |
| Vcore | 1.40 V ± 0.1 V |
| VI/O | 2.5 V ± 0.25 V |
| Tcase | 0 °C – 95 °C |
| Tstorage | -40 °C – 100 °C |
The Mobile Duron 850 based on the Morgan (Camaro) core was a 32-bit x86 microprocessor developed by AMD and introduced in 2001. This model was part of the second generation of the Duron family. Designed based on AMD's K7 on a 180 nm process, this MPU operated at 850 MHz with a bus capable of 200 MT/s. This particular model (the DHM0850AVS1BM) is sometimes labeled by AMD as Athlon but is shipped as Duron due to defective or disabled cache. This chip has a core model of "6" instead of "7" unlike the rest of the Camaro models.
Cache[edit]
- Main article: K7 § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 64 KiB 65,536 B 0.0625 MiB |
1x64 KiB 2-way set associative |
| L1D$ | 64 KiB 65,536 B 0.0625 MiB |
1x64 KiB 2-way set associative |
| L2$ | 64 KiB 0.0625 MiB 65,536 B 6.103516e-5 GiB |
1x64 KiB 16-way set associative |
Graphics[edit]
This SoC has no integrated graphics processing unit.
Features[edit]
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|||||||||
|
||||||||||
- Halt State
- Sleep State
Documents[edit]
DataSheet[edit]
- Mobile AMD Duron Processor Model 7 Data Sheet; Publication # 24068; Rev: F; Issue Date: December 2001.
See also[edit]
Facts about "Duron 850 (Camaro) - AMD"
| has feature | Halt State + and Sleep State + |
| l1d$ description | 2-way set associative + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ description | 2-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 0.0625 MiB (64 KiB, 65,536 B, 6.103516e-5 GiB) + |