From WikiChip
Difference between revisions of "amd/k6-iii/amd-k6-iii-333afr"
m (Bot: Automated text replacement (-\| electrical += Yes +)) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
(2 intermediate revisions by the same user not shown) | |||
Line 1: | Line 1: | ||
{{amd title|AMD-K6-III/333AFR}} | {{amd title|AMD-K6-III/333AFR}} | ||
− | {{ | + | {{chip |
| name = AMD-K6-III/333AFR | | name = AMD-K6-III/333AFR | ||
| no image = | | no image = | ||
Line 10: | Line 10: | ||
| model number = AMD-K6-III/333AFR | | model number = AMD-K6-III/333AFR | ||
| part number = AMD-K6-III/333AFR | | part number = AMD-K6-III/333AFR | ||
− | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
+ | | part number 4 = | ||
| market = Desktop | | market = Desktop | ||
| first announced = May 13, 1999 | | first announced = May 13, 1999 | ||
Line 104: | Line 104: | ||
== Features == | == Features == | ||
− | {{ | + | {{x86 features |
| mmx = Yes | | mmx = Yes | ||
| emmx = Yes | | emmx = Yes |
Latest revision as of 15:09, 13 December 2017
Edit Values | |
AMD-K6-III/333AFR | |
Week 26, 1999 | |
General Info | |
Designer | AMD |
Manufacturer | AMD |
Model Number | AMD-K6-III/333AFR |
Part Number | AMD-K6-III/333AFR |
Market | Desktop |
Introduction | May 13, 1999 (announced) May 13, 1999 (launched) |
Shop | Amazon |
General Specs | |
Family | K6-III |
Series | K6-III Desktop |
Frequency | 333.66 MHz |
Bus type | FSB |
Bus speed | 95.33 MHz |
Bus rate | 95.33 MT/s |
Clock multiplier | 3.5 |
CPUID | 590 |
Microarchitecture | |
Microarchitecture | K6-III |
Platform | Super 7 |
Core Name | Sharptooth |
Core Family | 5 |
Core Model | 9 |
Core Stepping | 0 |
Process | 0.25 µm |
Transistors | 21,300,000 |
Technology | CMOS |
Die | 118 mm² |
Word Size | 32 bit |
Cores | 1 |
Threads | 1 |
Max Memory | 4 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Vcore | 2.2 V ± 0.1 V |
VI/O | 3.3675 V ± 7% |
Tcase | 0 °C – 70 °C |
Tstorage | -65 °C – 150 °C |
AMD-K6-III/333AFR is a 32-bit x86 desktop microprocessor designed by AMD and introduced in early 1999. This MPU which was manufactured on a 0.25 µm process, based on K6-III microarchitecture, operated at 333 MHz with a bus of 95 MHz. While default to a 95 MHz bus (Super 7), this model can also operate at the old Socket 7 bus speed of 66 MHz (multiplier of 5).
Cache[edit]
- Main article: K6-III § Cache
L3$ can be 512 KiB to 2 MiB, depending on manufacturer and motherboard model. L3$ is off-chip.
Cache Info [Edit Values] | ||
L1I$ | 32 KiB 32,768 B 0.0313 MiB |
1x32 KiB 2-way set associative |
L1D$ | 32 KiB 32,768 B 0.0313 MiB |
1x32 KiB 2-way set associative |
L2$ | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB |
1x256 KiB 4-way set associative (shared) |
Graphics[edit]
This SoC has no integrated graphics processing unit.
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||
|
- Auto-power down state
- Stop clock state
- Halt state
Facts about "AMD-K6-III/333AFR - AMD"
l1d$ description | 2-way set associative + |
l1d$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l1i$ description | 2-way set associative + |
l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) + |