From WikiChip
Difference between revisions of "intel/xeon e3/e3-1235l v5"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(13 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
− | {{intel title|Xeon E3-1235L | + | {{intel title|Xeon E3-1235L v5}} |
− | {{ | + | {{chip |
− | | name | + | |name=Xeon E3-1235L v5 |
− | | | + | |image=skylake dt (front).png |
− | + | |designer=Intel | |
− | + | |manufacturer=Intel | |
− | + | |model number=E3-1235L v5 | |
− | | designer | + | |part number=CM8066201935807 |
− | | manufacturer | + | |s-spec=SR2CV |
− | | model number | + | |s-spec 2=SR2LM |
− | | part number | + | |market=Server |
− | | market | + | |first announced=October 19, 2015 |
− | | first announced | + | |first launched=October 19, 2015 |
− | | first launched | + | |release price=$250 |
− | + | |family=Xeon E3 | |
− | + | |series=E3-1200 v5 | |
− | | release price | + | |locked=Yes |
− | + | |frequency=2,000 MHz | |
− | | family | + | |turbo frequency1=3,000 MHz |
− | | series | + | |bus type=DMI 3.0 |
− | | locked | + | |bus links=4 |
− | | frequency | + | |bus rate=8 GT/s |
− | + | |clock multiplier=20 | |
− | | turbo frequency1 | + | |cpuid=506E3 |
− | + | |isa=x86-64 | |
− | + | |isa family=x86 | |
− | + | |microarch=Skylake | |
− | | bus type | + | |platform=Greenlow |
− | | bus | + | |chipset=Sunrise Point |
− | | bus rate | + | |core name=Skylake DT |
− | | clock multiplier | + | |core family=6 |
− | + | |core model=94 | |
− | + | |core stepping=R0 | |
− | + | |process=14 nm | |
− | + | |technology=CMOS | |
− | | cpuid | + | |die area=122 mm² |
− | + | |word size=64 bit | |
− | | isa | + | |core count=4 |
− | | isa | + | |thread count=4 |
− | | microarch | + | |max cpus=1 |
− | | platform | + | |max memory=64 GiB |
− | | chipset | + | |v core min=0.55 V |
− | | core name | + | |v core max=1.52 V |
− | | core family | + | |tdp=25 W |
− | | core model | + | |tjunc min=0 °C |
− | | core stepping | + | |tjunc max=100 °C |
− | | process | + | |tstorage min=-25 °C |
− | + | |tstorage max=125 °C | |
− | | technology | + | |package module 1={{packages/intel/lga-1151}} |
− | | die area | + | |turbo frequency=Yes |
− | | word size | ||
− | | core count | ||
− | | thread count | ||
− | | max cpus | ||
− | | max memory | ||
− | |||
− | |||
− | | v core | ||
− | | v core | ||
− | |||
− | | tdp | ||
− | | tjunc min | ||
− | | tjunc max | ||
− | |||
− | |||
− | | tstorage min | ||
− | | tstorage max | ||
− | | | ||
− | | | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
− | '''Xeon E3-1235L | + | '''Xeon E3-1235L v5''' is an entry-level server and workstation {{arch|64}} [[quad-core]] [[x86]] microprocessor introduced by [[Intel]] in October 2015. This {{intel|Skylake}}-based chip operates at 2 GHz with turbo boost of 3 GHz. The E3-1235L V5 is a special low-power chip with a TDP of 25 Watts and supports up to 64 GiB of dual-channel DDR4-2133 memory. This MPU has the {{intel|HD Graphics P530}} [[integrated graphics processor|IGP]]. |
== Cache == | == Cache == | ||
Line 95: | Line 69: | ||
|l3 cache=8 MiB | |l3 cache=8 MiB | ||
|l3 break=4x2 MiB | |l3 break=4x2 MiB | ||
− | |||
|l3 policy=write-back | |l3 policy=write-back | ||
}} | }} | ||
Line 101: | Line 74: | ||
== Memory controller == | == Memory controller == | ||
{{memory controller | {{memory controller | ||
− | |type=DDR3L-1600 | + | |type=DDR3L-1600 |
|type 2=DDR4-2133 | |type 2=DDR4-2133 | ||
|ecc=Yes | |ecc=Yes | ||
Line 107: | Line 80: | ||
|controllers=1 | |controllers=1 | ||
|channels=2 | |channels=2 | ||
− | |max bandwidth= | + | |max bandwidth=31.79 GiB/s |
− | |bandwidth schan= | + | |bandwidth schan=15.89 GiB/s |
− | |bandwidth dchan= | + | |bandwidth dchan=31.79 GiB/s |
}} | }} | ||
Line 148: | Line 121: | ||
| edp ver = 1.3 | | edp ver = 1.3 | ||
| max res hdmi = 4096x2304 | | max res hdmi = 4096x2304 | ||
− | | max res hdmi freq = | + | | max res hdmi freq = 24 Hz |
| max res dp = 4096x2304 | | max res dp = 4096x2304 | ||
| max res dp freq = 60 Hz | | max res dp freq = 60 Hz | ||
Line 167: | Line 140: | ||
{{skylake hardware accelerated video table|col=1}} | {{skylake hardware accelerated video table|col=1}} | ||
− | == Features == | + | == Features == |
− | {{ | + | {{x86 features |
− | | | + | |real=Yes |
− | | nx | + | |protected=Yes |
− | | | + | |smm=Yes |
− | | | + | |fpu=Yes |
− | | | + | |x8616=Yes |
− | | | + | |x8632=Yes |
− | | | + | |x8664=Yes |
− | | | + | |nx=Yes |
− | | | + | |mmx=Yes |
− | | | + | |emmx=Yes |
− | | | + | |sse=Yes |
− | | | + | |sse2=Yes |
− | | | + | |sse3=Yes |
− | | | + | |ssse3=Yes |
− | | | + | |sse41=Yes |
− | | | + | |sse42=Yes |
− | | | + | |sse4a=No |
− | | | + | |avx=Yes |
− | | | + | |avx2=Yes |
− | | | + | |
− | | | + | |abm=Yes |
− | | | + | |tbm=No |
− | | | + | |bmi1=Yes |
− | | | + | |bmi2=Yes |
− | | | + | |fma3=Yes |
− | | | + | |fma4=No |
− | | | + | |aes=Yes |
− | | | + | |rdrand=Yes |
− | | | + | |sha=No |
− | | mpx | + | |xop=No |
− | | sgx | + | |adx=Yes |
− | | | + | |clmul=Yes |
− | | | + | |f16c=Yes |
− | | | + | |tbt1=No |
+ | |tbt2=Yes | ||
+ | |tbmt3=No | ||
+ | |bpt=No | ||
+ | |eist=Yes | ||
+ | |sst=No | ||
+ | |flex=No | ||
+ | |fastmem=No | ||
+ | |isrt=No | ||
+ | |sba=No | ||
+ | |mwt=No | ||
+ | |sipp=No | ||
+ | |att=No | ||
+ | |ipt=No | ||
+ | |tsx=Yes | ||
+ | |txt=Yes | ||
+ | |ht=No | ||
+ | |vpro=Yes | ||
+ | |vtx=Yes | ||
+ | |vtd=Yes | ||
+ | |ept=Yes | ||
+ | |mpx=Yes | ||
+ | |sgx=Yes | ||
+ | |securekey=Yes | ||
+ | |osguard=Yes | ||
+ | |3dnow=No | ||
+ | |e3dnow=No | ||
+ | |smartmp=No | ||
+ | |powernow=No | ||
+ | |amdvi=No | ||
+ | |amdv=No | ||
+ | |amdsme=No | ||
+ | |amdtsme=No | ||
+ | |amdsev=No | ||
+ | |rvi=No | ||
+ | |smt=No | ||
+ | |sensemi=No | ||
+ | |xfr=No | ||
}} | }} |
Latest revision as of 16:26, 13 December 2017
Edit Values | ||||||||||||
Xeon E3-1235L v5 | ||||||||||||
![]() | ||||||||||||
General Info | ||||||||||||
Designer | Intel | |||||||||||
Manufacturer | Intel | |||||||||||
Model Number | E3-1235L v5 | |||||||||||
Part Number | CM8066201935807 | |||||||||||
S-Spec | SR2CV, SR2LM | |||||||||||
Market | Server | |||||||||||
Introduction | October 19, 2015 (announced) October 19, 2015 (launched) | |||||||||||
Release Price | $250 | |||||||||||
Shop | Amazon | |||||||||||
General Specs | ||||||||||||
Family | Xeon E3 | |||||||||||
Series | E3-1200 v5 | |||||||||||
Locked | Yes | |||||||||||
Frequency | 2,000 MHz | |||||||||||
Turbo Frequency | Yes | |||||||||||
Turbo Frequency | 3,000 MHz (1 core) | |||||||||||
Bus type | DMI 3.0 | |||||||||||
Bus rate | 4 × 8 GT/s | |||||||||||
Clock multiplier | 20 | |||||||||||
CPUID | 506E3 | |||||||||||
Microarchitecture | ||||||||||||
ISA | x86-64 (x86) | |||||||||||
Microarchitecture | Skylake | |||||||||||
Platform | Greenlow | |||||||||||
Chipset | Sunrise Point | |||||||||||
Core Name | Skylake DT | |||||||||||
Core Family | 6 | |||||||||||
Core Model | 94 | |||||||||||
Core Stepping | R0 | |||||||||||
Process | 14 nm | |||||||||||
Technology | CMOS | |||||||||||
Die | 122 mm² | |||||||||||
Word Size | 64 bit | |||||||||||
Cores | 4 | |||||||||||
Threads | 4 | |||||||||||
Max Memory | 64 GiB | |||||||||||
Multiprocessing | ||||||||||||
Max SMP | 1-Way (Uniprocessor) | |||||||||||
Electrical | ||||||||||||
Vcore | 0.55 V-1.52 V | |||||||||||
TDP | 25 W | |||||||||||
Tjunction | 0 °C – 100 °C | |||||||||||
Tstorage | -25 °C – 125 °C | |||||||||||
Packaging | ||||||||||||
|
Xeon E3-1235L v5 is an entry-level server and workstation 64-bit quad-core x86 microprocessor introduced by Intel in October 2015. This Skylake-based chip operates at 2 GHz with turbo boost of 3 GHz. The E3-1235L V5 is a special low-power chip with a TDP of 25 Watts and supports up to 64 GiB of dual-channel DDR4-2133 memory. This MPU has the HD Graphics P530 IGP.
Cache[edit]
- Main article: Skylake § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions[edit]
![]() |
Expansion Options
|
|||||||
|
Graphics[edit]
![]() |
Integrated Graphics Information
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
[Edit] Skylake (Gen9) Hardware Accelerated Video Capabilities | |||||||
---|---|---|---|---|---|---|---|
Codec | Encode | Decode | |||||
Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
MPEG-2 (H.262) | Main | High | 1080p (FHD) | Main | Main, High | 1080p (FHD) | |
MPEG-4 AVC (H.264) | High, Main | 5.1 | 2160p (4K) | Main, High, SHP, MHP | 5.1 | 2160p (4K) | |
JPEG/MJPEG | Baseline | - | 16k x 16k | Baseline | Unified | 16k x 16k | |
HEVC (H.265) | Main | 5.1 | 2160p (4K) | Main, Main 10 | 5.1 | 2160p (4K) | |
VC-1 | ✘ | Advanced, Main, Simple | 3, High | 3840x3840 | |||
VP8 | Unified | Unified | - | 0 | Unified | 1080p | |
VP9 | ✘ | 0 | Unified | 2160p (4K) |
Features[edit]
[Edit/Modify Supported Features]
Facts about "Xeon E3-1235L v5 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon E3-1235L v5 - Intel#io + |
device id | 0x191D + |
has ecc memory support | true + |
integrated gpu | HD Graphics P530 + |
integrated gpu base frequency | 400 MHz (0.4 GHz, 400,000 KHz) + |
integrated gpu designer | Intel + |
integrated gpu execution units | 24 + |
integrated gpu max frequency | 1,150 MHz (1.15 GHz, 1,150,000 KHz) + |
integrated gpu max memory | 1,740.8 MiB (1,782,579.2 KiB, 1,825,361,100.8 B, 1.7 GiB) + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
max memory bandwidth | 35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 16 + |
supported memory type | DDR3L-1600 + and DDR4-2133 + |