From WikiChip
Difference between revisions of "heterogeneous integration"
(Created page with "{{title|Heterogeneous Integration (HI)}} '''Heterogeneous Integration''' ('''HI''') refers to the assembly and packaging of multiple dice onto a single package. Heterogene...") |
|||
Line 1: | Line 1: | ||
{{title|Heterogeneous Integration (HI)}} | {{title|Heterogeneous Integration (HI)}} | ||
− | '''Heterogeneous Integration''' ('''HI''') refers to the assembly and packaging of multiple | + | '''Heterogeneous Integration''' ('''HI''') refers to the assembly and packaging of multiple separately manufactured components onto a single chip in order to improve functionality and enhance operating characteristics. Heterogeneous integration allows for the packaging of components of different functionalities, different [[process technologies]], and sometimes separate manufacturers. The combined devices can vary in functionality (e.g., processors, signal processors, cache, sensors, photonics, RF, and MEMS) and technologies (e.g., one optimized for die size with another one optimized for low power). |
== Options == | == Options == |
Latest revision as of 19:47, 7 November 2017
Heterogeneous Integration (HI) refers to the assembly and packaging of multiple separately manufactured components onto a single chip in order to improve functionality and enhance operating characteristics. Heterogeneous integration allows for the packaging of components of different functionalities, different process technologies, and sometimes separate manufacturers. The combined devices can vary in functionality (e.g., processors, signal processors, cache, sensors, photonics, RF, and MEMS) and technologies (e.g., one optimized for die size with another one optimized for low power).
Options[edit]
- Multi-Chip Package (MCP) is a package that incorporates multiple dice together with die-to-die interconnects going through the package substrate.
- Silicon Interposer is an added layer of silicon die that acts as an interpose between the dice and the package substrate underneath it.
- Wafer Level Fan-Out (WLFO)
- No TSV interposer/interconnect (NTI)
- Silicon-Less Integrated Module (SLIM)
- Embedded Multi-die Interconnect bridge (EMIB) involves inserting small silicon bridges inside the package substrate which interconnect the dice above using tighter pitched bumps while using normal bumps for the regular substrate.
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |