From WikiChip
					
    Difference between revisions of "intel/xeon e3/e3-1205 v6"    
                	
														 (→Graphics)  | 
				m (Bot: moving all {{mpu}} to {{chip}})  | 
				||
| (19 intermediate revisions by 4 users not shown) | |||
| Line 1: | Line 1: | ||
{{intel title|Xeon E3-1205 v6}}  | {{intel title|Xeon E3-1205 v6}}  | ||
| − | {{  | + | {{chip  | 
| − | + | |name=Xeon E3-1205 v6  | |
| − | | name   | + | |no image=Yes  | 
| − | | no image   | + | |designer=Intel  | 
| − | + | |manufacturer=Intel  | |
| − | + | |model number=E3-1205 v6  | |
| − | + | |part number=CM8067702871025  | |
| − | | designer   | + | |s-spec=SR32D  | 
| − | | manufacturer   | + | |market=Workstation  | 
| − | | model number   | + | |market 2=Server  | 
| − | | part number   | + | |first announced=March 28, 2017  | 
| − | |   | + | |first launched=March 28, 2017  | 
| − | | market   | + | |release price=$193  | 
| − | | first announced   | + | |family=Xeon E3  | 
| − | | first launched   | + | |series=E3-1200 v6  | 
| − | |   | + | |locked=Yes  | 
| − | + | |frequency=3,000 MHz  | |
| − | + | |bus type=DMI 3.0  | |
| − | | family   | + | |bus rate=8 GT/s  | 
| − | | series   | + | |clock multiplier=30  | 
| − | | locked   | + | |isa=x86-64  | 
| − | | frequency   | + | |isa family=x86  | 
| − | + | |microarch=Kaby Lake  | |
| − | + | |platform=Greenlow  | |
| − | + | |chipset=Sunrise Point  | |
| − | + | |chipset 2=Union Point  | |
| − | + | |core name=Kaby Lake DT  | |
| − | | bus type   | + | |core family=6  | 
| − | + | |core model=158  | |
| − | | bus rate   | + | |core stepping=B0  | 
| − | | clock multiplier   | + | |process=14 nm  | 
| − | |   | + | |technology=CMOS  | 
| − | + | |word size=64 bit  | |
| − | |   | + | |core count=4  | 
| − | + | |thread count=8  | |
| − | + | |max cpus=1  | |
| − | + | |max memory=64 GiB  | |
| − | | microarch   | + | |v core min=0.55 V  | 
| − | | platform   | + | |v core max=1.52 V  | 
| − | | chipset   | + | |tdp=65 W  | 
| − | | core name   | + | |tstorage min=-25 °C  | 
| − | | core family   | + | |tstorage max=125 °C  | 
| − | | core model   | + | |package module 1={{packages/intel/lga-1151}}  | 
| − | | core stepping   | ||
| − | | process   | ||
| − | |||
| − | | technology   | ||
| − | |||
| − | | word size   | ||
| − | | core count   | ||
| − | | thread count   | ||
| − | | max cpus   | ||
| − | | max memory   | ||
| − | |||
| − | |||
| − | | v core   | ||
| − | | v core   | ||
| − | |||
| − | | tdp   | ||
| − | |   | ||
| − | |   | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | | package   | ||
| − | |||
| − | |||
| − | |||
| − | |||
}}  | }}  | ||
| − | + | '''Xeon E3-1205 v6''' is a {{arch|64}} [[quad-core]] [[x86]] workstation/entry server microprocessor introduced by [[Intel]] in early [[2017]]. This chip, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's [[14 nm process|14nm+ process]]. The E3-1205 v6 operates at 3 GHz with a TDP of 65 W with no {{intel|Turbo Boost}}. The processor supports up to 64 GiB of dual-channel DDR4-2400 ECC memory and incorporates Intel's {{intel|HD Graphics P630}} [[IGP]] operating at 350 MHz with a burst frequency of 1 GHz.  | |
| − | |||
| − | |||
| − | {{  | ||
== Cache ==  | == Cache ==  | ||
| Line 85: | Line 53: | ||
|l1i break=4x32 KiB  | |l1i break=4x32 KiB  | ||
|l1i desc=8-way set associative  | |l1i desc=8-way set associative  | ||
| − | |||
|l1d cache=128 KiB  | |l1d cache=128 KiB  | ||
|l1d break=4x32 KiB  | |l1d break=4x32 KiB  | ||
| Line 102: | Line 69: | ||
== Memory controller ==  | == Memory controller ==  | ||
{{memory controller  | {{memory controller  | ||
| − | |type=DDR3L-  | + | |type=DDR3L-1866  | 
| − | |type 2  | + | |type 2=DDR4-2400  | 
| − | |||
|ecc=Yes  | |ecc=Yes  | ||
|max mem=64 GiB  | |max mem=64 GiB  | ||
| Line 126: | Line 92: | ||
{{integrated graphics  | {{integrated graphics  | ||
| gpu                 = HD Graphics P630  | | gpu                 = HD Graphics P630  | ||
| − | | device id           =   | + | | device id           = 0x191D  | 
| designer            = Intel  | | designer            = Intel  | ||
| execution units     = 24  | | execution units     = 24  | ||
| max displays        = 3  | | max displays        = 3  | ||
| − | | max memory          =   | + | | max memory          = 1.7 GiB  | 
| − | | frequency           =   | + | | frequency           = 350 MHz  | 
| − | | max frequency       = 1,  | + | | max frequency       = 1,000 MHz  | 
| output crt          =    | | output crt          =    | ||
| Line 179: | Line 145: | ||
|x8664=Yes  | |x8664=Yes  | ||
|nx=Yes  | |nx=Yes  | ||
| − | |||
| − | |||
|mmx=Yes  | |mmx=Yes  | ||
|emmx=Yes  | |emmx=Yes  | ||
| Line 192: | Line 156: | ||
|avx=Yes  | |avx=Yes  | ||
|avx2=Yes  | |avx2=Yes  | ||
| − | + | ||
|abm=Yes  | |abm=Yes  | ||
|tbm=No  | |tbm=No  | ||
| Line 207: | Line 171: | ||
|f16c=Yes  | |f16c=Yes  | ||
|tbt1=No  | |tbt1=No  | ||
| − | |tbt2=  | + | |tbt2=No  | 
|tbmt3=No  | |tbmt3=No  | ||
|bpt=No  | |bpt=No  | ||
|eist=Yes  | |eist=Yes  | ||
|sst=Yes  | |sst=Yes  | ||
| − | |flex=  | + | |flex=No  | 
|fastmem=No  | |fastmem=No  | ||
| − | |isrt=  | + | |isrt=No  | 
|sba=No  | |sba=No  | ||
| − | |mwt=  | + | |mwt=No  | 
| − | |sipp=  | + | |sipp=No  | 
|att=No  | |att=No  | ||
|ipt=No  | |ipt=No  | ||
| Line 231: | Line 195: | ||
|securekey=Yes  | |securekey=Yes  | ||
|osguard=Yes  | |osguard=Yes  | ||
| + | |3dnow=No  | ||
| + | |e3dnow=No  | ||
|smartmp=No  | |smartmp=No  | ||
|powernow=No  | |powernow=No  | ||
| + | |amdvi=No  | ||
|amdv=No  | |amdv=No  | ||
|rvi=No  | |rvi=No  | ||
| + | |smt=No  | ||
| + | |sensemi=No  | ||
| + | |xfr=No  | ||
}}  | }}  | ||
Latest revision as of 15:26, 13 December 2017
| Edit Values | ||||||||||||
| Xeon E3-1205 v6 | ||||||||||||
| General Info | ||||||||||||
| Designer | Intel | |||||||||||
| Manufacturer | Intel | |||||||||||
| Model Number | E3-1205 v6 | |||||||||||
| Part Number | CM8067702871025 | |||||||||||
| S-Spec | SR32D | |||||||||||
| Market | Workstation, Server | |||||||||||
| Introduction | March 28, 2017 (announced) March 28, 2017 (launched)  | |||||||||||
| Release Price | $193 | |||||||||||
| Shop | Amazon | |||||||||||
| General Specs | ||||||||||||
| Family | Xeon E3 | |||||||||||
| Series | E3-1200 v6 | |||||||||||
| Locked | Yes | |||||||||||
| Frequency | 3,000 MHz | |||||||||||
| Bus type | DMI 3.0 | |||||||||||
| Bus rate | 8 GT/s | |||||||||||
| Clock multiplier | 30 | |||||||||||
| Microarchitecture | ||||||||||||
| ISA | x86-64 (x86) | |||||||||||
| Microarchitecture | Kaby Lake | |||||||||||
| Platform | Greenlow | |||||||||||
| Chipset | Sunrise Point, Union Point | |||||||||||
| Core Name | Kaby Lake DT | |||||||||||
| Core Family | 6 | |||||||||||
| Core Model | 158 | |||||||||||
| Core Stepping | B0 | |||||||||||
| Process | 14 nm | |||||||||||
| Technology | CMOS | |||||||||||
| Word Size | 64 bit | |||||||||||
| Cores | 4 | |||||||||||
| Threads | 8 | |||||||||||
| Max Memory | 64 GiB | |||||||||||
| Multiprocessing | ||||||||||||
| Max SMP | 1-Way (Uniprocessor) | |||||||||||
| Electrical | ||||||||||||
| Vcore | 0.55 V-1.52 V | |||||||||||
| TDP | 65 W | |||||||||||
| Tstorage | -25 °C – 125 °C | |||||||||||
| Packaging | ||||||||||||
  | ||||||||||||
Xeon E3-1205 v6 is a 64-bit quad-core x86 workstation/entry server microprocessor introduced by Intel in early 2017. This chip, which is based on the Kaby Lake microarchitecture, is fabricated on Intel's 14nm+ process. The E3-1205 v6 operates at 3 GHz with a TDP of 65 W with no Turbo Boost. The processor supports up to 64 GiB of dual-channel DDR4-2400 ECC memory and incorporates Intel's HD Graphics P630 IGP operating at 350 MHz with a burst frequency of 1 GHz.
Cache[edit]
- Main article: Kaby Lake § Cache
 
| 
 Cache Organization  
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.  | 
|||||||||||||||||||||||||||||||||||||
  | 
|||||||||||||||||||||||||||||||||||||
Memory controller[edit]
| 
 Integrated Memory Controller 
 | 
||||||||||||||
  | 
||||||||||||||
Expansions[edit]
| 
 Expansion Options 
 | 
||||||||
  | 
||||||||
Graphics[edit]
| 
 Integrated Graphics Information 
 | 
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
  | 
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| [Edit] Kaby Lake (Gen9.5) Hardware Accelerated Video Capabilities | |||||||
|---|---|---|---|---|---|---|---|
| Codec | Encode | Decode | |||||
| Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
| MPEG-2 (H.262) | Main | High | 1080p (FHD) | Main | Main, High | 1080p (FHD) | |
| MPEG-4 AVC (H.264) | High, Main | 5.1 | 2160p (4K) | Main, High, MVC, Stereo | 5.1 | 2160p (4K) | |
| JPEG/MJPEG | Baseline | - | 16k x 16k | Baseline | Unified | 16k x 16k | |
| HEVC (H.265) | Main, Main 10 | 5.1 | 2160p (4K) | Main, Main 10 | 5.1 | 2160p (4K) | |
| VC-1 | ✘ | Advanced, Main, Simple | 3, High, Simple | 3840x3840 | |||
| VP8 | Unified | Unified | N/A | 0 | Unified | 1080p | |
| VP9 | 0 | 2160p (4K) | 0, 2 | Unified | 2160p (4K) | ||
Features[edit]
[Edit/Modify Supported Features]
Facts about "Xeon E3-1205 v6  - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.  | Xeon E3-1205 v6 - Intel#package + and Xeon E3-1205 v6 - Intel#io + | 
| base frequency | 3,000 MHz (3 GHz, 3,000,000 kHz) + | 
| bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + | 
| bus type | DMI 3.0 + | 
| chipset | Sunrise Point + and Union Point + | 
| clock multiplier | 30 + | 
| core count | 4 + | 
| core family | 6 + | 
| core model | 158 + | 
| core name | Kaby Lake DT + | 
| core stepping | B0 + | 
| core voltage (max) | 1.52 V (15.2 dV, 152 cV, 1,520 mV) + | 
| core voltage (min) | 0.55 V (5.5 dV, 55 cV, 550 mV) + | 
| designer | Intel + | 
| device id | 0x191D + | 
| family | Xeon E3 + | 
| first announced | March 28, 2017 + | 
| first launched | March 28, 2017 + | 
| full page name | intel/xeon e3/e3-1205 v6 + | 
| has advanced vector extensions | true + | 
| has advanced vector extensions 2 | true + | 
| has ecc memory support | true + | 
| has extended page tables support | true + | 
| has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions +, Software Guard Extensions +, Secure Key Technology + and OS Guard + | 
| has intel enhanced speedstep technology | true + | 
| has intel secure key technology | true + | 
| has intel speed shift technology | true + | 
| has intel supervisor mode execution protection | true + | 
| has intel trusted execution technology | true + | 
| has intel vpro technology | true + | 
| has intel vt-d technology | true + | 
| has intel vt-x technology | true + | 
| has locked clock multiplier | true + | 
| has second level address translation support | true + | 
| has simultaneous multithreading | true + | 
| has transactional synchronization extensions | true + | 
| has x86 advanced encryption standard instruction set extension | true + | 
| instance of | microprocessor + | 
| integrated gpu | HD Graphics P630 + | 
| integrated gpu base frequency | 350 MHz (0.35 GHz, 350,000 KHz) + | 
| integrated gpu designer | Intel + | 
| integrated gpu execution units | 24 + | 
| integrated gpu max frequency | 1,000 MHz (1 GHz, 1,000,000 KHz) + | 
| integrated gpu max memory | 1,740.8 MiB (1,782,579.2 KiB, 1,825,361,100.8 B, 1.7 GiB) + | 
| isa | x86-64 + | 
| isa family | x86 + | 
| l1$ size | 256 KiB (262,144 B, 0.25 MiB) + | 
| l1d$ description | 8-way set associative + | 
| l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + | 
| l1i$ description | 8-way set associative + | 
| l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + | 
| l2$ description | 4-way set associative + | 
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + | 
| l3$ description | 16-way set associative + | 
| l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + | 
| ldate | March 28, 2017 + | 
| manufacturer | Intel + | 
| market segment | Workstation + and Server + | 
| max cpu count | 1 + | 
| max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + | 
| max memory bandwidth | 35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) + | 
| max memory channels | 2 + | 
| max pcie lanes | 16 + | 
| max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + | 
| microarchitecture | Kaby Lake + | 
| min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + | 
| model number | E3-1205 v6 + | 
| name | Xeon E3-1205 v6 + | 
| package | FCLGA-1151 + | 
| part number | CM8067702871025 + | 
| platform | Greenlow + | 
| process | 14 nm (0.014 μm, 1.4e-5 mm) + | 
| release price | $ 193.00 (€ 173.70, £ 156.33, ¥ 19,942.69) + | 
| s-spec | SR32D + | 
| series | E3-1200 v6 + | 
| smp max ways | 1 + | 
| socket | LGA-1151 + | 
| supported memory type | DDR3L-1866 + and DDR4-2400 + | 
| tdp | 65 W (65,000 mW, 0.0872 hp, 0.065 kW) + | 
| technology | CMOS + | 
| thread count | 8 + | 
| word size | 64 bit (8 octets, 16 nibbles) + | 
| x86/has memory protection extensions | true + | 
| x86/has software guard extensions | true + |