From WikiChip
Difference between revisions of "intel/core i5/i5-7500t"
(updated graphics specs) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
(10 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Core i5-7500T}} | {{intel title|Core i5-7500T}} | ||
− | {{ | + | {{chip |
− | | name | + | |name=Core i5-7500T |
− | | no image | + | |no image=Yes |
− | + | |designer=Intel | |
− | + | |manufacturer=Intel | |
− | + | |model number=i5-7500T | |
− | | designer | + | |part number=CM8067702868115 |
− | | manufacturer | + | |part number 2=BXC80677I57500T |
− | | model number | + | |part number 3=BX80677I57500T |
− | | part number | + | |s-spec=SR337 |
− | | part number | + | |market=Desktop |
− | | part number | + | |market 2=Embedded |
− | | s-spec | + | |first announced=January 3, 2017 |
− | | market | + | |first launched=January 3, 2017 |
− | | market 2 | + | |release price=$202.00 |
− | | first announced | + | |family=Core i5 |
− | | first launched | + | |series=i5-7500 |
− | + | |locked=Yes | |
− | + | |frequency=2,700 MHz | |
− | | release price | + | |turbo frequency1=3,300 MHz |
− | + | |turbo frequency2=3,200 MHz | |
− | | family | + | |turbo frequency3=3,200 MHz |
− | | series | + | |turbo frequency4=3,100 MHz |
− | | locked | + | |bus type=DMI 3.0 |
− | | frequency | + | |bus rate=8 GT/s |
− | + | |clock multiplier=27 | |
− | | turbo frequency1 | + | |isa=x86-64 |
− | | turbo frequency2 | + | |isa family=x86 |
− | | turbo frequency3 | + | |microarch=Kaby Lake |
− | | turbo frequency4 | + | |platform=Kaby Lake |
− | | bus type | + | |chipset=Sunrise Point |
− | + | |chipset 2=Union Point | |
− | | bus rate | + | |core name=Kaby Lake S |
− | + | |core family=6 | |
− | | clock multiplier | + | |core model=158 |
− | + | |core stepping=B0 | |
− | + | |process=14 nm | |
− | | isa | + | |technology=CMOS |
− | | isa | + | |word size=64 bit |
− | | microarch | + | |core count=4 |
− | | platform | + | |thread count=4 |
− | | chipset | + | |max cpus=1 |
− | | chipset 2 | + | |max memory=64 GiB |
− | | core name | + | |v core min=0.55 V |
− | | core family | + | |v core max=1.52 V |
− | | core model | + | |tdp=35 W |
− | | core stepping | + | |ctdp down frequency=1,700 MHz |
− | + | |tjunc min=0 °C | |
− | | process | + | |tjunc max=80 °C |
− | + | |tstorage min=-25 °C | |
− | | technology | + | |tstorage max=125 °C |
− | + | |package module 1={{packages/intel/lga-1151}} | |
− | + | |turbo frequency=Yes | |
− | |||
− | | word size | ||
− | | core count | ||
− | | thread count | ||
− | | max cpus | ||
− | | max memory | ||
− | |||
− | |||
− | | v core min | ||
− | | v core max | ||
− | |||
− | | tdp | ||
− | |||
− | |||
− | | ctdp down frequency = 1,700 MHz | ||
− | |||
− | |||
− | | tjunc min | ||
− | | tjunc max | ||
− | |||
− | |||
− | | tstorage min | ||
− | | tstorage max | ||
− | |||
− | |||
− | |||
− | | package module 1 | ||
}} | }} | ||
'''Core i5-7500T''' is a {{arch|64}} [[quad-core]] mid-range performance [[x86]] microprocessor introduced by [[Intel]] in early [[2017]] for the desktop and embedded markets. This chip, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's [[14 nm process|14nm+ process]]. The i5-7500T operates at 2.7 GHz with a TDP of 35 W supporting a {{intel|Turbo Boost}} frequency of 3.3 GHz. The processor supports up to 64 GiB of dual-channel non-ECC DDR4-2400 memory and incorporates Intel's {{intel|HD Graphics 630}} [[IGP]] operating at 350 MHz with a burst frequency of 1 GHz. | '''Core i5-7500T''' is a {{arch|64}} [[quad-core]] mid-range performance [[x86]] microprocessor introduced by [[Intel]] in early [[2017]] for the desktop and embedded markets. This chip, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's [[14 nm process|14nm+ process]]. The i5-7500T operates at 2.7 GHz with a TDP of 35 W supporting a {{intel|Turbo Boost}} frequency of 3.3 GHz. The processor supports up to 64 GiB of dual-channel non-ECC DDR4-2400 memory and incorporates Intel's {{intel|HD Graphics 630}} [[IGP]] operating at 350 MHz with a burst frequency of 1 GHz. | ||
+ | |||
+ | This model has a configurable TDP-down frequency of 1.7 GHz. | ||
== Cache == | == Cache == | ||
Line 90: | Line 65: | ||
|l1i break=4x32 KiB | |l1i break=4x32 KiB | ||
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
− | |||
|l1d cache=128 KiB | |l1d cache=128 KiB | ||
|l1d break=4x32 KiB | |l1d break=4x32 KiB | ||
Line 152: | Line 126: | ||
| hdmi ver = 1.4a | | hdmi ver = 1.4a | ||
| dp ver = 1.2 | | dp ver = 1.2 | ||
− | | edp ver = 1. | + | | edp ver = 1.4 |
| max res hdmi = 4096x2304 | | max res hdmi = 4096x2304 | ||
| max res hdmi freq = 24 Hz | | max res hdmi freq = 24 Hz | ||
Line 171: | Line 145: | ||
| intel clear video hd = Yes | | intel clear video hd = Yes | ||
}} | }} | ||
+ | {{kaby lake hardware accelerated video table|col=1}} | ||
== Features == | == Features == | ||
− | {{ | + | {{x86 features |
− | | | + | |real=Yes |
− | | nx | + | |protected=Yes |
− | | | + | |smm=Yes |
− | | | + | |fpu=Yes |
− | | | + | |x8616=Yes |
− | | | + | |x8632=Yes |
− | | | + | |x8664=Yes |
− | | | + | |nx=Yes |
− | | | + | |3dnow=No |
− | | | + | |e3dnow=No |
− | | | + | |mmx=Yes |
− | | | + | |emmx=Yes |
− | | | + | |sse=Yes |
− | | | + | |sse2=Yes |
− | | | + | |sse3=Yes |
− | | | + | |ssse3=Yes |
− | | | + | |sse41=Yes |
− | | | + | |sse42=Yes |
− | | | + | |sse4a=No |
− | | | + | |avx=Yes |
− | | | + | |avx2=Yes |
− | | | + | |
− | | | + | |abm=Yes |
− | | | + | |tbm=No |
− | | | + | |bmi1=Yes |
− | | | + | |bmi2=Yes |
− | | | + | |fma3=Yes |
− | | | + | |fma4=No |
− | | | + | |aes=Yes |
− | | mpx | + | |rdrand=Yes |
− | | sgx | + | |sha=No |
− | | | + | |xop=No |
− | | | + | |adx=Yes |
− | | | + | |clmul=Yes |
− | | | + | |f16c=Yes |
+ | |tbt1=No | ||
+ | |tbt2=Yes | ||
+ | |tbmt3=No | ||
+ | |bpt=No | ||
+ | |eist=Yes | ||
+ | |sst=No | ||
+ | |flex=No | ||
+ | |fastmem=No | ||
+ | |isrt=No | ||
+ | |sba=No | ||
+ | |mwt=No | ||
+ | |sipp=Yes | ||
+ | |att=No | ||
+ | |ipt=Yes | ||
+ | |tsx=Yes | ||
+ | |txt=Yes | ||
+ | |ht=No | ||
+ | |vpro=Yes | ||
+ | |vtx=Yes | ||
+ | |vtd=Yes | ||
+ | |ept=No | ||
+ | |mpx=Yes | ||
+ | |sgx=Yes | ||
+ | |securekey=Yes | ||
+ | |osguard=Yes | ||
+ | |smartmp=No | ||
+ | |powernow=No | ||
+ | |amdv=No | ||
+ | |rvi=No | ||
}} | }} | ||
+ | |||
+ | == Die Shot == | ||
+ | {{see also|intel/microarchitectures/kaby_lake#Die|l1=Kaby Lake § Die Shot}} | ||
+ | A die shot of Intel's Kaby Lake [[Quad Core]] desktop processors: | ||
+ | |||
+ | : [[File:kaby lake (quad core).png|650px]] | ||
+ | |||
+ | |||
+ | : [[File:kaby lake (quad core) (annotated).png|650px]] |
Latest revision as of 16:20, 13 December 2017
Edit Values | ||||||||||||
Core i5-7500T | ||||||||||||
General Info | ||||||||||||
Designer | Intel | |||||||||||
Manufacturer | Intel | |||||||||||
Model Number | i5-7500T | |||||||||||
Part Number | CM8067702868115, BXC80677I57500T, BX80677I57500T | |||||||||||
S-Spec | SR337 | |||||||||||
Market | Desktop, Embedded | |||||||||||
Introduction | January 3, 2017 (announced) January 3, 2017 (launched) | |||||||||||
Release Price | $202.00 | |||||||||||
Shop | Amazon | |||||||||||
General Specs | ||||||||||||
Family | Core i5 | |||||||||||
Series | i5-7500 | |||||||||||
Locked | Yes | |||||||||||
Frequency | 2,700 MHz | |||||||||||
Turbo Frequency | Yes | |||||||||||
Turbo Frequency | 3,300 MHz (1 core), 3,200 MHz (2 cores), 3,200 MHz (3 cores), 3,100 MHz (4 cores) | |||||||||||
Bus type | DMI 3.0 | |||||||||||
Bus rate | 8 GT/s | |||||||||||
Clock multiplier | 27 | |||||||||||
Microarchitecture | ||||||||||||
ISA | x86-64 (x86) | |||||||||||
Microarchitecture | Kaby Lake | |||||||||||
Platform | Kaby Lake | |||||||||||
Chipset | Sunrise Point, Union Point | |||||||||||
Core Name | Kaby Lake S | |||||||||||
Core Family | 6 | |||||||||||
Core Model | 158 | |||||||||||
Core Stepping | B0 | |||||||||||
Process | 14 nm | |||||||||||
Technology | CMOS | |||||||||||
Word Size | 64 bit | |||||||||||
Cores | 4 | |||||||||||
Threads | 4 | |||||||||||
Max Memory | 64 GiB | |||||||||||
Multiprocessing | ||||||||||||
Max SMP | 1-Way (Uniprocessor) | |||||||||||
Electrical | ||||||||||||
Vcore | 0.55 V-1.52 V | |||||||||||
TDP | 35 W | |||||||||||
cTDP down frequency | 1,700 MHz | |||||||||||
Tjunction | 0 °C – 80 °C | |||||||||||
Tstorage | -25 °C – 125 °C | |||||||||||
Packaging | ||||||||||||
|
Core i5-7500T is a 64-bit quad-core mid-range performance x86 microprocessor introduced by Intel in early 2017 for the desktop and embedded markets. This chip, which is based on the Kaby Lake microarchitecture, is fabricated on Intel's 14nm+ process. The i5-7500T operates at 2.7 GHz with a TDP of 35 W supporting a Turbo Boost frequency of 3.3 GHz. The processor supports up to 64 GiB of dual-channel non-ECC DDR4-2400 memory and incorporates Intel's HD Graphics 630 IGP operating at 350 MHz with a burst frequency of 1 GHz.
This model has a configurable TDP-down frequency of 1.7 GHz.
Cache[edit]
- Main article: Kaby Lake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
Expansion Options
|
||||||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
[Edit] Kaby Lake (Gen9.5) Hardware Accelerated Video Capabilities | |||||||
---|---|---|---|---|---|---|---|
Codec | Encode | Decode | |||||
Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
MPEG-2 (H.262) | Main | High | 1080p (FHD) | Main | Main, High | 1080p (FHD) | |
MPEG-4 AVC (H.264) | High, Main | 5.1 | 2160p (4K) | Main, High, MVC, Stereo | 5.1 | 2160p (4K) | |
JPEG/MJPEG | Baseline | - | 16k x 16k | Baseline | Unified | 16k x 16k | |
HEVC (H.265) | Main, Main 10 | 5.1 | 2160p (4K) | Main, Main 10 | 5.1 | 2160p (4K) | |
VC-1 | ✘ | Advanced, Main, Simple | 3, High, Simple | 3840x3840 | |||
VP8 | Unified | Unified | N/A | 0 | Unified | 1080p | |
VP9 | 0 | 2160p (4K) | 0, 2 | Unified | 2160p (4K) |
Features[edit]
[Edit/Modify Supported Features]
Die Shot[edit]
- See also: Kaby Lake § Die Shot
A die shot of Intel's Kaby Lake Quad Core desktop processors:
Facts about "Core i5-7500T - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i5-7500T - Intel#io + |
device id | 0x5912 + |
has ecc memory support | false + |
integrated gpu | HD Graphics 630 + |
integrated gpu base frequency | 350 MHz (0.35 GHz, 350,000 KHz) + |
integrated gpu designer | Intel + |
integrated gpu execution units | 24 + |
integrated gpu max frequency | 1,100 MHz (1.1 GHz, 1,100,000 KHz) + |
integrated gpu max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB) + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ description | 12-way set associative + |
l3$ size | 6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) + |
max memory bandwidth | 35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 16 + |
supported memory type | DDR3L-1600 + and DDR4-2400 + |