From WikiChip
Difference between revisions of "intel/core i3/i3-7100h"
< intel‎ | core i3

 
(22 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{intel title|Core i3-7100H}}
 
{{intel title|Core i3-7100H}}
−
{{mpu
+
{{chip
−
| name               = Core i3-7100H
+
|name=Core i3-7100H
−
| no image           = Yes
+
|image=kaby lake h (front).png
−
| image              =
+
|caption=package, front
−
| image size          =  
+
|designer=Intel
−
| caption             =  
+
|manufacturer=Intel
−
| designer           = Intel
+
|model number=i3-7100H
−
| manufacturer       = Intel
+
|s-spec=SR32T
−
| model number       = i3-7100H
+
|market=Mobile
−
| part number        =
+
|first announced=January 3, 2017
−
| part number 1      =
+
|first launched=January 3, 2017
−
| part number 2      =
+
|release price=$225.00
−
| s-spec             =
+
|family=Core i3
−
| s-spec 2            =  
+
|series=i3-7100
−
| market             = Mobile
+
|locked=Yes
−
| first announced     = January 3, 2017
+
|frequency=3,000 MHz
−
| first launched     = January 3, 2017
+
|bus type=DMI 3.0
−
| last order          =
+
|bus rate=8 GT/s
−
| last shipment      =
+
|clock multiplier=30
−
| release price       =  
+
|isa=x86-64
−
 
+
|isa family=x86
−
| family             = Core i3
+
|microarch=Kaby Lake
−
| series             = i3-7100
+
|platform=Kaby Lake
−
| locked             = Yes
+
|chipset=Sunrise Point
−
| frequency           = 3,000 MHz
+
|core name=Kaby Lake H
−
| bus type           = DMI 3.0
+
|core family=6
−
| bus speed          =
+
|core model=158
−
| bus rate           = 8 GT/s
+
|core stepping=B0
−
| clock multiplier   = 30
+
|process=14 nm
−
| cpuid              =
+
|technology=CMOS
−
 
+
|word size=64 bit
−
| isa family          = x86
+
|core count=2
−
| isa                 = x86-64
+
|thread count=4
−
| microarch           = Kaby Lake
+
|max cpus=1
−
| platform           = Kaby Lake
+
|max memory=64 GiB
−
| chipset             = Sunrise Point
+
|v core min=0.55 V
−
| chipset 2          = Union Point
+
|v core max=1.52 V
−
| core name           = Kaby Lake S
+
|tdp=35 W
−
| core family         = Core i3
+
|tjunc min=0 °C
−
| core model         = 158
+
|tjunc max=100 °C
−
| core stepping       =
+
|tstorage min=-25 °C
−
| core stepping 2    =  
+
|tstorage max=125 °C
−
| process             = 14 nm
+
|package module 1={{packages/intel/fcbga-1440}}
−
| transistors        =
 
−
| technology         = CMOS
 
−
| die area            =
 
−
| die width          =
 
−
| die length          =
 
−
| word size           = 64 bit
 
−
| core count         = 2
 
−
| thread count       = 4
 
−
| max cpus           = 1
 
−
| max memory         = 64 GiB
 
−
 
 
−
| electrical          = Yes
 
−
| v core min         = 0.55 V
 
−
| v core max         = 1.52 V
 
−
| sdp                =
 
−
| tdp                 = 35 W
 
−
| tjunc min           = 0 °C
 
−
| tjunc max           = 100 °C
 
−
| tcase min          =
 
−
| tcase max          =
 
−
| tstorage min       = -25 °C
 
−
| tstorage max       = 125 °C
 
−
| tambient min        =
 
−
| tambient max        =
 
−
 
 
−
| packaging          = Yes
 
−
| package           = FCBGA-1356
 
−
| package type      = FCBGA
 
−
| package pitch      = 0.65 mm
 
−
| package size      = 42 mm x 24 mm
 
−
| socket            = BGA-1356
 
−
| socket type        = BGA
 
 
}}
 
}}
 
'''Core i3-7100H''' is a {{arch|64}} [[dual-core]] low-end performance [[x86]] mobile microprocessor introduced by [[Intel]] in early [[2017]]. This chip, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's improved [[14 nm|14 nm+ process]]. This processor, which has a base frequency of 3 GHz with a TDP of 35 Watts, supports up to 64 GiB of dual-channel DDR4-2400. The i3-7100H incorporates Intel's {{intel|HD Graphics 630}} [[IGP]] operating at 350 MHz with burst frequency of 950 MHz.
 
'''Core i3-7100H''' is a {{arch|64}} [[dual-core]] low-end performance [[x86]] mobile microprocessor introduced by [[Intel]] in early [[2017]]. This chip, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's improved [[14 nm|14 nm+ process]]. This processor, which has a base frequency of 3 GHz with a TDP of 35 Watts, supports up to 64 GiB of dual-channel DDR4-2400. The i3-7100H incorporates Intel's {{intel|HD Graphics 630}} [[IGP]] operating at 350 MHz with burst frequency of 950 MHz.
Line 85: Line 53:
 
|l1i break=2x32 KiB
 
|l1i break=2x32 KiB
 
|l1i desc=8-way set associative
 
|l1i desc=8-way set associative
−
|l1i policy=write-back
 
 
|l1d cache=64 KiB
 
|l1d cache=64 KiB
 
|l1d break=2x32 KiB
 
|l1d break=2x32 KiB
Line 98: Line 65:
 
|l3 desc=16-way set associative
 
|l3 desc=16-way set associative
 
|l3 policy=write-back
 
|l3 policy=write-back
 +
}}
 +
 +
== Memory controller ==
 +
{{memory controller
 +
|type=LPDDR3-2133
 +
|type 2=DDR3L-1600
 +
|type 3=DDR4-2400
 +
|ecc=No
 +
|max mem=64 GiB
 +
|controllers=1
 +
|channels=2
 +
|max bandwidth=35.76 GiB/s
 +
|bandwidth schan=17.88 GiB/s
 +
|bandwidth dchan=35.76 GiB/s
 +
}}
 +
 +
== Expansions ==
 +
{{expansions
 +
| pcie revision      = 3.0
 +
| pcie lanes        = 16
 +
| pcie config        = 1x16
 +
| pcie config 2      = 2x8
 +
| pcie config 3      = 1x8+2x4
 +
}}
 +
 +
== Graphics ==
 +
{{integrated graphics
 +
| gpu                = HD Graphics 630
 +
| device id          = 0x591B
 +
| designer            = Intel
 +
| execution units    = 24
 +
| max displays        = 3
 +
| max memory          = 64 GiB
 +
| frequency          = 350 MHz
 +
| max frequency      = 950 MHz
 +
 +
| output crt          =
 +
| output sdvo        =
 +
| output dsi          =
 +
| output edp          = Yes
 +
| output dp          = Yes
 +
| output hdmi        = Yes
 +
| output vga          =
 +
| output dvi          = Yes
 +
 +
| directx ver        = 12
 +
| opengl ver        = 4.4
 +
| opencl ver        = 2.0
 +
| hdmi ver          = 1.4a
 +
| dp ver            = 1.2
 +
| edp ver            = 1.4
 +
| max res hdmi      = 4096x2304
 +
| max res hdmi freq  = 30 Hz
 +
| max res dp        = 4096x2304
 +
| max res dp freq    = 60 Hz
 +
| max res edp        = 4096x2304
 +
| max res edp freq  = 60 Hz
 +
| max res vga        =
 +
| max res vga freq  =
 +
 +
| features            = Yes
 +
| intel quick sync    = Yes
 +
| intel intru 3d      = Yes
 +
| intel insider        =
 +
| intel widi          =
 +
| intel fdi            =
 +
| intel clear video    =
 +
| intel clear video hd = Yes
 +
}}
 +
{{kaby lake hardware accelerated video table|col=1}}
 +
 +
== Features ==
 +
{{x86 features
 +
|real=Yes
 +
|protected=Yes
 +
|smm=Yes
 +
|fpu=Yes
 +
|x8616=Yes
 +
|x8632=Yes
 +
|x8664=Yes
 +
|nx=Yes
 +
|3dnow=No
 +
|e3dnow=No
 +
|mmx=Yes
 +
|emmx=Yes
 +
|sse=Yes
 +
|sse2=Yes
 +
|sse3=Yes
 +
|ssse3=Yes
 +
|sse41=Yes
 +
|sse42=Yes
 +
|sse4a=No
 +
|avx=Yes
 +
|avx2=Yes
 +
 +
|abm=Yes
 +
|tbm=No
 +
|bmi1=Yes
 +
|bmi2=Yes
 +
|fma3=Yes
 +
|fma4=No
 +
|aes=Yes
 +
|rdrand=Yes
 +
|sha=No
 +
|xop=No
 +
|adx=Yes
 +
|clmul=Yes
 +
|f16c=Yes
 +
|tbt1=No
 +
|tbt2=No
 +
|tbmt3=No
 +
|bpt=No
 +
|eist=Yes
 +
|sst=Yes
 +
|flex=Yes
 +
|fastmem=No
 +
|isrt=Yes
 +
|sba=Yes
 +
|mwt=Yes
 +
|sipp=No
 +
|att=No
 +
|ipt=Yes
 +
|tsx=No
 +
|txt=No
 +
|ht=Yes
 +
|vpro=No
 +
|vtx=Yes
 +
|vtd=Yes
 +
|ept=Yes
 +
|mpx=Yes
 +
|sgx=Yes
 +
|securekey=Yes
 +
|osguard=Yes
 +
|smartmp=No
 +
|powernow=No
 +
|amdv=No
 +
|rvi=No
 
}}
 
}}

Latest revision as of 12:42, 8 April 2018

Edit Values
Core i3-7100H
kaby lake h (front).png
package, front
General Info
DesignerIntel
ManufacturerIntel
Model Numberi3-7100H
S-SpecSR32T
MarketMobile
IntroductionJanuary 3, 2017 (announced)
January 3, 2017 (launched)
Release Price$225.00
ShopAmazon
General Specs
FamilyCore i3
Seriesi3-7100
LockedYes
Frequency3,000 MHz
Bus typeDMI 3.0
Bus rate8 GT/s
Clock multiplier30
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureKaby Lake
PlatformKaby Lake
ChipsetSunrise Point
Core NameKaby Lake H
Core Family6
Core Model158
Core SteppingB0
Process14 nm
TechnologyCMOS
Word Size64 bit
Cores2
Threads4
Max Memory64 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Vcore0.55 V-1.52 V
TDP35 W
Tjunction0 °C – 100 °C
Tstorage-25 °C – 125 °C
Packaging
PackageFCBGA-1440 (BGA)
Dimension42 mm x 28 mm x 1.49 mm
Pitch0.65 mm
Ball Count1440
Ball CompSAC405
InterconnectBGA-1440

Core i3-7100H is a 64-bit dual-core low-end performance x86 mobile microprocessor introduced by Intel in early 2017. This chip, which is based on the Kaby Lake microarchitecture, is fabricated on Intel's improved 14 nm+ process. This processor, which has a base frequency of 3 GHz with a TDP of 35 Watts, supports up to 64 GiB of dual-channel DDR4-2400. The i3-7100H incorporates Intel's HD Graphics 630 IGP operating at 350 MHz with burst frequency of 950 MHz.

Cache[edit]

Main article: Kaby Lake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$128 KiB
131,072 B
0.125 MiB
L1I$64 KiB
65,536 B
0.0625 MiB
2x32 KiB8-way set associative 
L1D$64 KiB
65,536 B
0.0625 MiB
2x32 KiB8-way set associativewrite-back
L2$512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
  2x256 KiB4-way set associativewrite-back
L3$3 MiB
3,072 KiB
3,145,728 B
0.00293 GiB
  2x1.5 MiB16-way set associativewrite-back

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeLPDDR3-2133, DDR3L-1600, DDR4-2400
Supports ECCNo
Max Mem64 GiB
Controllers1
Channels2
Max Bandwidth35.76 GiB/s
36,618.24 MiB/s
38.397 GB/s
38,397.008 MB/s
0.0349 TiB/s
0.0384 TB/s
Bandwidth
Single 17.88 GiB/s
Double 35.76 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes16
Configs1x16, 2x8, 1x8+2x4


Graphics[edit]

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUHD Graphics 630
DesignerIntelDevice ID0x591B
Execution Units24Max Displays3
Max Memory64 GiB
65,536 MiB
67,108,864 KiB
68,719,476,736 B
Frequency350 MHz
0.35 GHz
350,000 KHz
Burst Frequency950 MHz
0.95 GHz
950,000 KHz
OutputDP, eDP, HDMI, DVI
Max Resolution
HDMI4096x2304 @30 Hz
DP4096x2304 @60 Hz
eDP4096x2304 @60 Hz
Standards
DirectX12
OpenGL4.4
OpenCL2.0
DP1.2
eDP1.4
HDMI1.4a
Additional Features
Intel Quick Sync Video
Intel InTru 3D
Intel Clear Video HD

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
EISTEnhanced SpeedStep Technology
SSTSpeed Shift Technology
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
MPXMemory Protection Extensions
SGXSoftware Guard Extensions
Secure KeySecure Key Technology
SMEPOS Guard Technology
Flex MemoryFlex Memory Access
ISRTSmart Response Technology
SBASmall Business Advantage
MWTMy WiFi Technology
IPTIdentity Protection Technology
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_i3/i3-7100h&oldid=77088"
Facts about "Core i3-7100H - Intel"
RDF feed
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ description16-way set associative +
l3$ size3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) +