Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "cavium/octeon plus/cn5750-1000bg1217-sp"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
| (3 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
{{cavium title|CN5750-1000 SP}} | {{cavium title|CN5750-1000 SP}} | ||
| − | {{ | + | {{chip |
| name = Cavium CN5750-1000 SP | | name = Cavium CN5750-1000 SP | ||
| no image = | | no image = | ||
| Line 10: | Line 10: | ||
| model number = CN5750-1000 SP | | model number = CN5750-1000 SP | ||
| part number = CN5750-1000BG1217-SP | | part number = CN5750-1000BG1217-SP | ||
| − | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
| + | | part number 4 = | ||
| market = Storage | | market = Storage | ||
| first announced = Jun 26, 2007 | | first announced = Jun 26, 2007 | ||
| Line 52: | Line 52: | ||
| max memory addr = | | max memory addr = | ||
| − | + | ||
| power = 30 W | | power = 30 W | ||
| v core = | | v core = | ||
| Line 78: | Line 78: | ||
| tambient max = | | tambient max = | ||
| − | + | |package module 1={{packages/cavium/fcbga-1217}} | |
| − | |||
| − | |||
| − | |||
| − | | package | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
'''CN5750-1000 SP''' is a {{arch|64}} [[dodeca-core]] [[MIPS]] storage processor (SP) designed by [[Cavium]] and introduced in [[2007]]. This processor, which incorporates twelve {{cavium|cnMIPS|l=arch}} cores, operates at 1 GHz and supports up to DDR2-800 dual channel ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance of storage and network software such as [[RAID]], networking, TCP & [[QoS]] acceleration. | '''CN5750-1000 SP''' is a {{arch|64}} [[dodeca-core]] [[MIPS]] storage processor (SP) designed by [[Cavium]] and introduced in [[2007]]. This processor, which incorporates twelve {{cavium|cnMIPS|l=arch}} cores, operates at 1 GHz and supports up to DDR2-800 dual channel ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance of storage and network software such as [[RAID]], networking, TCP & [[QoS]] acceleration. | ||
Latest revision as of 15:12, 13 December 2017
| Edit Values | |||||||||
| Cavium CN5750-1000 SP | |||||||||
 | |||||||||
| General Info | |||||||||
| Designer | Cavium | ||||||||
| Manufacturer | TSMC | ||||||||
| Model Number | CN5750-1000 SP | ||||||||
| Part Number | CN5750-1000BG1217-SP | ||||||||
| Market | Storage | ||||||||
| Introduction | Jun 26, 2007 (announced) August, 2007 (launched) | ||||||||
| General Specs | |||||||||
| Family | OCTEON Plus | ||||||||
| Series | CN57xx | ||||||||
| Frequency | 1,000 MHz | ||||||||
| Microarchitecture | |||||||||
| ISA | MIPS64 (MIPS) | ||||||||
| Microarchitecture | cnMIPS | ||||||||
| Process | 90 nm | ||||||||
| Technology | CMOS | ||||||||
| Word Size | 64 bit | ||||||||
| Cores | 12 | ||||||||
| Threads | 12 | ||||||||
| Multiprocessing | |||||||||
| Max SMP | 1-Way (Uniprocessor) | ||||||||
| Electrical | |||||||||
| Power dissipation | 30 W | ||||||||
| Packaging | |||||||||
| |||||||||
CN5750-1000 SP is a 64-bit dodeca-core MIPS storage processor (SP) designed by Cavium and introduced in 2007. This processor, which incorporates twelve cnMIPS cores, operates at 1 GHz and supports up to DDR2-800 dual channel ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance of storage and network software such as RAID, networking, TCP & QoS acceleration.
Contents
Cache[edit]
- Main article: cnMIPS § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
|||||||||||||||||||||||||
Memory controller[edit]
 |
Integrated Memory Controller
|
|||||||||||||
|
||||||||||||||
Expansions[edit]
 |
Expansion Options
|
|||||||||||
|
||||||||||||
Networking[edit]
Interface options:
- 8-lanes PCIe + 8-lanes PCIe
- 8-lanes PCIe + 4 lanes PCIe + 4x [SGMII OR XAUI]
- 2x [4-lanes PCIe] + 2x [4x SGMII OR XAUI]
 |
Networking
|
|||||
|
||||||
Hardware Accelerators[edit]
[Edit/Modify Accelerators Info]
 |
Hardware Accelerators
|
|||||||||||||||||
|
||||||||||||||||||
Block diagram[edit]
Datasheet[edit]
Facts about "CN5750-1000 SP - Cavium"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | CN5750-1000 SP - Cavium#io + |
| has ecc memory support | true + |
| has hardware accelerators for data compression | true + |
| has hardware accelerators for data decompression | true + |
| has hardware accelerators for network quality of service processing | true + |
| has hardware accelerators for tcp packet processing | true + |
| has hardware raid 5 support | true + |
| has hardware raid 6 support | true + |
| l1$ size | 576 KiB (589,824 B, 0.563 MiB) + |
| l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
| l1i$ size | 384 KiB (393,216 B, 0.375 MiB) + |
| l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
| max memory bandwidth | 11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) + |
| max memory channels | 2 + |
| max pcie lanes | 8 + |
| supported memory type | DDR2-800 + |