From WikiChip
Difference between revisions of "intel/xeon e7/e7-4820"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(5 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Xeon E7-4820}} | {{intel title|Xeon E7-4820}} | ||
− | {{ | + | {{chip |
| name = Xeon E7-4820 | | name = Xeon E7-4820 | ||
| no image = Yes | | no image = Yes | ||
Line 10: | Line 10: | ||
| model number = E7-4820 | | model number = E7-4820 | ||
| part number = AT80615005772AC | | part number = AT80615005772AC | ||
− | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
+ | | part number 4 = | ||
| market = Server | | market = Server | ||
| first announced = April 5, 2011 | | first announced = April 5, 2011 | ||
Line 42: | Line 42: | ||
| cpuid = 206F2 | | cpuid = 206F2 | ||
+ | | isa family = x86 | ||
+ | | isa = x86-64 | ||
| microarch = Westmere | | microarch = Westmere | ||
| platform = Boxboro | | platform = Boxboro | ||
Line 59: | Line 61: | ||
| max memory = 2 TiB | | max memory = 2 TiB | ||
− | + | ||
| v core = 1.35 V | | v core = 1.35 V | ||
| v core tolerance = | | v core tolerance = | ||
Line 79: | Line 81: | ||
| package module 1 = {{packages/intel/lga-1567}} | | package module 1 = {{packages/intel/lga-1567}} | ||
}} | }} | ||
− | '''Xeon E7-4820''' is a {{arch|64}} octa-core [[x86]] data center microprocessor that supports up to 4 sockets. This first generation {{intel|Xeon E7}} processor, {{intel|Westmere|Westmere}}-based, operates at a base frequency of 2 GHz with {{intel|turbo boost technology| | + | '''Xeon E7-4820''' is a {{arch|64}} octa-core [[x86]] data center microprocessor that supports up to 4 sockets. This first generation {{intel|Xeon E7}} processor, {{intel|Westmere|Westmere}}-based, operates at a base frequency of 2 GHz with {{intel|turbo boost technology|turbo}} frequency of 2.266 GHz for 2 active cores. This chip has a TDP of 105 W, supporting up to 4 channels of DDR3 with support of up to 2 TB of memory. |
== Cache == | == Cache == | ||
Line 144: | Line 146: | ||
|avx=No | |avx=No | ||
|avx2=No | |avx2=No | ||
− | + | ||
|abm=No | |abm=No | ||
|tbm=No | |tbm=No |
Latest revision as of 16:28, 13 December 2017
Edit Values | ||||||||||||
Xeon E7-4820 | ||||||||||||
General Info | ||||||||||||
Designer | Intel | |||||||||||
Manufacturer | Intel | |||||||||||
Model Number | E7-4820 | |||||||||||
Part Number | AT80615005772AC | |||||||||||
S-Spec | SLC3G | |||||||||||
Market | Server | |||||||||||
Introduction | April 5, 2011 (announced) April 5, 2011 (launched) | |||||||||||
End-of-life | August 21, 2015 (last order) February 5, 2016 (last shipment) | |||||||||||
Release Price | $1446.00 | |||||||||||
Shop | Amazon | |||||||||||
General Specs | ||||||||||||
Family | Xeon E7 | |||||||||||
Series | E7-4800 | |||||||||||
Locked | Yes | |||||||||||
Frequency | 1,999.99 MHz | |||||||||||
Turbo Frequency | Yes | |||||||||||
Turbo Frequency | 2,266.66 MHz (1 core), 2,266.66 MHz (2 cores), 2,133.33 MHz (3 cores), 2,133.33 MHz (4 cores), 2,133.33 MHz (5 cores), 2,133.33 MHz (6 cores), 2,133.33 MHz (7 cores), 2,133.33 MHz (8 cores) | |||||||||||
Bus type | QPI | |||||||||||
Bus rate | 5.86 GT/s | |||||||||||
Clock multiplier | 15 | |||||||||||
CPUID | 206F2 | |||||||||||
Microarchitecture | ||||||||||||
ISA | x86-64 (x86) | |||||||||||
Microarchitecture | Westmere | |||||||||||
Platform | Boxboro | |||||||||||
Chipset | Boxboro | |||||||||||
Core Name | Westmere EX | |||||||||||
Core Family | 6 | |||||||||||
Core Model | 47 | |||||||||||
Core Stepping | A2 | |||||||||||
Process | 32 nm | |||||||||||
Transistors | 2,600,000,000 | |||||||||||
Technology | CMOS | |||||||||||
Die | 513 mm² | |||||||||||
Word Size | 64 bit | |||||||||||
Cores | 8 | |||||||||||
Threads | 16 | |||||||||||
Max Memory | 2 TiB | |||||||||||
Multiprocessing | ||||||||||||
Max SMP | 4-Way (Multiprocessor) | |||||||||||
Electrical | ||||||||||||
Vcore | 1.35 V | |||||||||||
TDP | 105 W | |||||||||||
Tcase | 5 °C – 64 °C | |||||||||||
Tstorage | -40 °C – 85 °C | |||||||||||
Packaging | ||||||||||||
|
Xeon E7-4820 is a 64-bit octa-core x86 data center microprocessor that supports up to 4 sockets. This first generation Xeon E7 processor, Westmere-based, operates at a base frequency of 2 GHz with turbo frequency of 2.266 GHz for 2 active cores. This chip has a TDP of 105 W, supporting up to 4 channels of DDR3 with support of up to 2 TB of memory.
Contents
Cache[edit]
- Main article: Westmere § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Graphics[edit]
This SoC has no integrated graphics processing unit.
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||||
|
Features[edit]
[Edit/Modify Supported Features]
![]() |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "Xeon E7-4820 - Intel"
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 1.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel VT-x +, Intel VT-d + and Extended Page Tables + |
has intel enhanced speedstep technology | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 1 0 | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
l1$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 18 MiB (18,432 KiB, 18,874,368 B, 0.0176 GiB) + |
max memory bandwidth | 31.77 GiB/s (32,532.48 MiB/s, 34.113 GB/s, 34,112.778 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
max memory channels | 4 + |
supported memory type | DDR3-1066 + |