From WikiChip
Difference between revisions of "intel/xeon e7/e7-8860"
< intel‎ | xeon e7

m (Bot: moving all {{mpu}} to {{chip}})
 
(8 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{intel title|Xeon E7-8860}}
 
{{intel title|Xeon E7-8860}}
{{mpu
+
{{chip
 
| name                = Xeon E7-8860
 
| name                = Xeon E7-8860
 
| no image            = Yes
 
| no image            = Yes
Line 10: Line 10:
 
| model number        = E7-8860
 
| model number        = E7-8860
 
| part number        = AT80615005760AB
 
| part number        = AT80615005760AB
| part number 1      =
 
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              = Server
 
| market              = Server
 
| first announced    = April 5, 2011
 
| first announced    = April 5, 2011
Line 44: Line 44:
 
| cpuid              = 206F2
 
| cpuid              = 206F2
  
 +
| isa family          = x86
 +
| isa                = x86-64
 
| microarch          = Westmere
 
| microarch          = Westmere
 
| platform            = Boxboro
 
| platform            = Boxboro
Line 61: Line 63:
 
| max memory          = 4 TiB
 
| max memory          = 4 TiB
  
| electrical          = Yes
+
 
 
| v core              = 1.35 V
 
| v core              = 1.35 V
 
| v core tolerance    =  
 
| v core tolerance    =  
Line 79: Line 81:
 
| tstorage max        = 85 °C
 
| tstorage max        = 85 °C
  
| packaging          = Yes
+
| package module 1    = {{packages/intel/lga-1567}}
| package 0          = FCLGA-8
 
| package 0 type      = FCLGA
 
| package 0 pins      = 1567
 
| package 0 pitch    = 1.016 mm
 
| package 0 width    = 49.17 mm
 
| package 0 length   = 56.47 mm
 
| package 0 height    = 4.484 mm
 
| socket 0            = LGA-1567
 
| socket 0 type      = LGA
 
 
}}
 
}}
'''Xeon E7-8860''' is a {{arch|64}} deca-core [[x86]] data center microprocessor that supports up to 8 sockets. This first generation {{intel|Xeon E7}} processor, {{intel|Westmere|Westmere}}-based, operates at a base frequency of 2.26 GHz with {{intel|turbo boost technology|turob}} frequency of 2.66 GHz for 2 active cores. This chip has a TDP of 130 W, supporting up to 4 channels of DDR3 with support of up to 4 TB of memory.
+
'''Xeon E7-8860''' is a {{arch|64}} deca-core [[x86]] data center microprocessor that supports up to 8 sockets. This first generation {{intel|Xeon E7}} processor, {{intel|Westmere|Westmere}}-based, operates at a base frequency of 2.26 GHz with {{intel|turbo boost technology|turbo}} frequency of 2.66 GHz for 2 active cores. This chip has a TDP of 130 W, supporting up to 4 channels of DDR3 with support of up to 4 TB of memory.
  
 
== Cache ==
 
== Cache ==
 
{{main|intel/microarchitectures/westmere#Memory_Hierarchy|l1=Westmere § Cache}}
 
{{main|intel/microarchitectures/westmere#Memory_Hierarchy|l1=Westmere § Cache}}
 
{{cache size
 
{{cache size
|l1 cache = 640 KiB
+
|l1 cache=640 KiB
 
|l1i cache=320 KiB
 
|l1i cache=320 KiB
 
|l1i break=10x32 KiB
 
|l1i break=10x32 KiB
Line 104: Line 97:
 
|l1d desc=8-way set associative
 
|l1d desc=8-way set associative
 
|l1d policy=write-back
 
|l1d policy=write-back
|l2 cache=2.56 MiB
+
|l2 cache=2.5 MiB
 
|l2 break=10x256 KiB
 
|l2 break=10x256 KiB
 
|l2 desc=8-way set associative
 
|l2 desc=8-way set associative
Line 155: Line 148:
 
|avx=No
 
|avx=No
 
|avx2=No
 
|avx2=No
|avx512=No
+
 
 
|abm=No
 
|abm=No
 
|tbm=No
 
|tbm=No
Line 197: Line 190:
 
|rvi=No
 
|rvi=No
 
}}
 
}}
 +
 +
== Die Shot ==
 +
[[File:intel xeon e7 die shot.jpg|750px]]
 +
* 513 mm²
 +
* 2,600,000,000 transistors
 +
* 10 cores

Latest revision as of 16:28, 13 December 2017

Edit Values
Xeon E7-8860
General Info
DesignerIntel
ManufacturerIntel
Model NumberE7-8860
Part NumberAT80615005760AB
S-SpecSLC3F
MarketServer
IntroductionApril 5, 2011 (announced)
April 5, 2011 (launched)
End-of-lifeAugust 21, 2015 (last order)
February 2, 2018 (last shipment)
Release Price$4061.00
ShopAmazon
General Specs
FamilyXeon E7
SeriesE7-8800
LockedYes
Frequency2,266.66 MHz
Turbo FrequencyYes
Turbo Frequency2,666.66 MHz (1 core),
2,666.66 MHz (2 cores),
2,666.66 MHz (3 cores),
2,666.66 MHz (4 cores),
2,533.33 MHz (5 cores),
2,533.33 MHz (6 cores),
2,399.99 MHz (7 cores),
2,399.99 MHz (8 cores),
2,399.99 MHz (9 cores),
2,399.99 MHz (10 cores)
Bus typeQPI
Bus rate6.40 GT/s
Clock multiplier17
CPUID206F2
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureWestmere
PlatformBoxboro
ChipsetBoxboro
Core NameWestmere EX
Core Family6
Core Model47
Core SteppingA2
Process32 nm
Transistors2,600,000,000
TechnologyCMOS
Die513 mm²
Word Size64 bit
Cores10
Threads20
Max Memory4 TiB
Multiprocessing
Max SMP8-Way (Multiprocessor)
Electrical
Vcore1.35 V
TDP130 W
Tcase5 °C – 69 °C
Tstorage-40 °C – 85 °C
Packaging
PackageFCLGA-8 (LGA)FCLGA-8.svg
Dimension49.1 mm x 56.4 mm x 4.2 mm
Pitch1 mm
Pin Count1567
SocketLGA-1567

Xeon E7-8860 is a 64-bit deca-core x86 data center microprocessor that supports up to 8 sockets. This first generation Xeon E7 processor, Westmere-based, operates at a base frequency of 2.26 GHz with turbo frequency of 2.66 GHz for 2 active cores. This chip has a TDP of 130 W, supporting up to 4 channels of DDR3 with support of up to 4 TB of memory.

Cache[edit]

Main article: Westmere § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$640 KiB
655,360 B
0.625 MiB
L1I$320 KiB
327,680 B
0.313 MiB
10x32 KiB4-way set associativewrite-back
L1D$320 KiB
327,680 B
0.313 MiB
10x32 KiB8-way set associativewrite-back

L2$2.5 MiB
2,560 KiB
2,621,440 B
0.00244 GiB
  10x256 KiB8-way set associativewrite-back

L3$24 MiB
24,576 KiB
25,165,824 B
0.0234 GiB
  10x2.4 MiB16-way set associativewrite-back

Graphics[edit]

This SoC has no integrated graphics processing unit.

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR3-1066
Supports ECCYes
Max Mem4 TiB
Controllers1
Channels4
Max Bandwidth31.77 GiB/s
32,532.48 MiB/s
34.113 GB/s
34,112.778 MB/s
0.031 TiB/s
0.0341 TB/s
Bandwidth
Single 7.942 GiB/s
Double 15.88 GiB/s
Triple 23.83 GiB/s
Quad 31.77 GiB/s
Physical Address (PAE)44 bit

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AESAES Encryption Instructions
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
TBT 1.0Turbo Boost Technology 1.0
EISTEnhanced SpeedStep Technology
TXTTrusted Execution Technology (SMX)
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)

Die Shot[edit]

intel xeon e7 die shot.jpg

  • 513 mm²
  • 2,600,000,000 transistors
  • 10 cores
Facts about "Xeon E7-8860 - Intel"
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 1.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel VT-x +, Intel VT-d + and Extended Page Tables +
has intel enhanced speedstep technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 1 0true +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has x86 advanced encryption standard instruction set extensiontrue +
l1$ size640 KiB (655,360 B, 0.625 MiB) +
l1d$ description8-way set associative +
l1d$ size320 KiB (327,680 B, 0.313 MiB) +
l1i$ description4-way set associative +
l1i$ size320 KiB (327,680 B, 0.313 MiB) +
l2$ description8-way set associative +
l2$ size2.56 MiB (2,621.44 KiB, 2,684,354.56 B, 0.0025 GiB) +
l3$ description16-way set associative +
l3$ size24 MiB (24,576 KiB, 25,165,824 B, 0.0234 GiB) +
max memory bandwidth31.77 GiB/s (32,532.48 MiB/s, 34.113 GB/s, 34,112.778 MB/s, 0.031 TiB/s, 0.0341 TB/s) +
max memory channels4 +
supported memory typeDDR3-1066 +