Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/core i7/i7-610e"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
| (8 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
{{intel title|Core i7-610E}} | {{intel title|Core i7-610E}} | ||
| − | {{ | + | {{chip |
| name = Intel Core i7-610E | | name = Intel Core i7-610E | ||
| no image = yes | | no image = yes | ||
| Line 11: | Line 11: | ||
| part number = CN80617005745AB | | part number = CN80617005745AB | ||
| market = Mobile | | market = Mobile | ||
| + | | market 2 = Embedded | ||
| first announced = January 7, 2010 | | first announced = January 7, 2010 | ||
| first launched = January 7, 2010 | | first launched = January 7, 2010 | ||
| Line 34: | Line 35: | ||
| cpuid = | | cpuid = | ||
| + | | isa family = x86 | ||
| + | | isa = x86-64 | ||
| microarch = Westmere | | microarch = Westmere | ||
| platform = Calpella | | platform = Calpella | ||
| Line 54: | Line 57: | ||
| max memory = 8 GiB | | max memory = 8 GiB | ||
| − | + | ||
| v core = | | v core = | ||
| v core tolerance = | | v core tolerance = | ||
| Line 70: | Line 73: | ||
| tambient max = | | tambient max = | ||
| − | + | | package module 1 = {{packages/intel/bga-1288}} | |
| − | |||
| − | |||
| − | | package | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
'''Core i7-610E''' is a {{arch|64}} [[dual-core]] [[x86-64]] mobile microprocessor designed by [[Intel]] and introduced in early [[2010]]. This chip is a first-generation {{intel|Core i7}} processor based on the {{intel|Westmere|l=arch}} microarchitecture and is manufactured on a [[32 nm process]]. This processor operated at a based frequency of 2.53 GHz with a {{intel|Turbo Boost Technology|turbo frequency}} of 3.2 GHz and a TDP of 35 W. This MPU came with a {{intel|HD Graphics (Ironlake)}} [[IGP]] operating at 500 MHz with a max burst frequency of 766 MHz. | '''Core i7-610E''' is a {{arch|64}} [[dual-core]] [[x86-64]] mobile microprocessor designed by [[Intel]] and introduced in early [[2010]]. This chip is a first-generation {{intel|Core i7}} processor based on the {{intel|Westmere|l=arch}} microarchitecture and is manufactured on a [[32 nm process]]. This processor operated at a based frequency of 2.53 GHz with a {{intel|Turbo Boost Technology|turbo frequency}} of 3.2 GHz and a TDP of 35 W. This MPU came with a {{intel|HD Graphics (Ironlake)}} [[IGP]] operating at 500 MHz with a max burst frequency of 766 MHz. | ||
| Line 124: | Line 118: | ||
| pcie config = 1x16 | | pcie config = 1x16 | ||
| pcie config 2 = 2x8 | | pcie config 2 = 2x8 | ||
| + | }} | ||
| + | |||
| + | == Graphics == | ||
| + | {{integrated graphics | ||
| + | | gpu = HD Graphics (Ironlake) | ||
| + | | device id = 0x0046 | ||
| + | | designer = Intel | ||
| + | | execution units = 12 | ||
| + | | max displays = 2 | ||
| + | | max memory = | ||
| + | | frequency = 500 MHz | ||
| + | | max frequency = 766 MHz | ||
| + | |||
| + | | directx ver = 10.1 | ||
| + | | opengl ver = 2.1 | ||
| + | |||
| + | | features = Yes | ||
| + | | intel quick sync = | ||
| + | | intel intru 3d = | ||
| + | | intel insider = | ||
| + | | intel widi = | ||
| + | | intel fdi = Yes | ||
| + | | intel clear video = Yes | ||
| + | | intel clear video hd = Yes | ||
}} | }} | ||
| Line 149: | Line 167: | ||
|avx=No | |avx=No | ||
|avx2=No | |avx2=No | ||
| − | + | ||
|abm=No | |abm=No | ||
|tbm=No | |tbm=No | ||
| Line 168: | Line 186: | ||
|bpt=No | |bpt=No | ||
|eist=Yes | |eist=Yes | ||
| − | |flex= | + | |flex=Yes |
| + | |fastmem=Yes | ||
|isrt=No | |isrt=No | ||
|mwt=No | |mwt=No | ||
| Line 177: | Line 196: | ||
|txt=Yes | |txt=Yes | ||
|ht=Yes | |ht=Yes | ||
| − | |vpro= | + | |vpro=No |
|vtx=Yes | |vtx=Yes | ||
|vtd=Yes | |vtd=Yes | ||
Latest revision as of 15:22, 13 December 2017
| Edit Values | ||||||||||
| Intel Core i7-610E | ||||||||||
| General Info | ||||||||||
| Designer | Intel | |||||||||
| Manufacturer | Intel | |||||||||
| Model Number | i7-610E | |||||||||
| Part Number | CN80617005745AB | |||||||||
| S-Spec | SLBXX, SLBRZ | |||||||||
| Market | Mobile, Embedded | |||||||||
| Introduction | January 7, 2010 (announced) January 7, 2010 (launched) | |||||||||
| Release Price | $332.00 | |||||||||
| Shop | Amazon | |||||||||
| General Specs | ||||||||||
| Family | Core i7 | |||||||||
| Series | i7-600 | |||||||||
| Locked | Yes | |||||||||
| Frequency | 2,533.33 MHz | |||||||||
| Turbo Frequency | Yes | |||||||||
| Turbo Frequency | 3,199.99 MHz (1 core), 2,933.33 MHz (2 cores) | |||||||||
| Bus type | DMI 1.0 | |||||||||
| Bus rate | 1 × 2.5 GT/s | |||||||||
| Clock multiplier | 19 | |||||||||
| Microarchitecture | ||||||||||
| ISA | x86-64 (x86) | |||||||||
| Microarchitecture | Westmere | |||||||||
| Platform | Calpella | |||||||||
| Chipset | Ibex Peak | |||||||||
| Core Name | Arrandale | |||||||||
| Core Family | 6 | |||||||||
| Core Model | 37 | |||||||||
| Core Stepping | K0, C2 | |||||||||
| Process | 32 nm | |||||||||
| Transistors | 382,000,000 | |||||||||
| Technology | CMOS | |||||||||
| Die | 81 mm² | |||||||||
| Word Size | 64 bit | |||||||||
| Cores | 2 | |||||||||
| Threads | 4 | |||||||||
| Max Memory | 8 GiB | |||||||||
| Multiprocessing | ||||||||||
| Max SMP | 1-Way (Uniprocessor) | |||||||||
| Electrical | ||||||||||
| TDP | 35 W | |||||||||
| Tjunction | 0 °C – 105 °C | |||||||||
| Packaging | ||||||||||
| ||||||||||
Core i7-610E is a 64-bit dual-core x86-64 mobile microprocessor designed by Intel and introduced in early 2010. This chip is a first-generation Core i7 processor based on the Westmere microarchitecture and is manufactured on a 32 nm process. This processor operated at a based frequency of 2.53 GHz with a turbo frequency of 3.2 GHz and a TDP of 35 W. This MPU came with a HD Graphics (Ironlake) IGP operating at 500 MHz with a max burst frequency of 766 MHz.
Cache[edit]
- Main article: Westmere § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller[edit]
 |
Integrated Memory Controller
|
|||||||||||||||
|
||||||||||||||||
Expansions[edit]
 |
Expansion Options
|
|||||||
|
||||||||
Graphics[edit]
 |
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||||
Features[edit]
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||||||||||||||||||||
Facts about "Core i7-610E - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i7-610E - Intel#io + |
| has ecc memory support | true + |
| has extended page tables support | true + |
| has feature | Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 1.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d + and Extended Page Tables + |
| has intel enhanced speedstep technology | true + |
| has intel trusted execution technology | true + |
| has intel turbo boost technology 1 0 | true + |
| has intel vpro technology | true + |
| has intel vt-d technology | true + |
| has intel vt-x technology | true + |
| has second level address translation support | true + |
| has simultaneous multithreading | true + |
| has x86 advanced encryption standard instruction set extension | true + |
| l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ description | 4-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
| l3$ description | 16-way set associative + |
| l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
| max memory bandwidth | 15.88 GiB/s (16,261.12 MiB/s, 17.051 GB/s, 17,051.02 MB/s, 0.0155 TiB/s, 0.0171 TB/s) + |
| max memory channels | 2 + |
| max pcie lanes | 16 + |
| supported memory type | DDR3-1066 + |