From WikiChip
Difference between revisions of "qualcomm/msm6xxx/msm6050"
< qualcomm‎ | msm6xxx

m (Bot: moving all {{mpu}} to {{chip}})
 
(12 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
{{qualcomm title|MSM6050}}
 
{{qualcomm title|MSM6050}}
−
{{mpu
+
{{chip
 
| name                = Qualcomm MSM6050
 
| name                = Qualcomm MSM6050
−
| no image            = yes
+
| no image            =  
−
| image              =  
+
| image              = msm6050 thumb.jpg
 
| image size          =  
 
| image size          =  
 
| caption            =  
 
| caption            =  
 
| designer            = Qualcomm
 
| designer            = Qualcomm
 +
| designer 2          = ARM Holdings
 
| manufacturer        = TSMC
 
| manufacturer        = TSMC
 
| manufacturer 2      = IBM
 
| manufacturer 2      = IBM
Line 83: Line 84:
 
}}
 
}}
 
'''MSM6050''' is a {{arch|32}} [[ARM]] [[system-on-chip]] with [[3G]] wireless capabilities developed by [[Qualcomm]] and introduced in [[2003]] for the mobile market. This SoC was part of the {{qualcomm|MSM6xxx}} [[part of::Value Platform]] offering support for features such as basic color screens, position-location services, music, ringtones and voice recognition features.
 
'''MSM6050''' is a {{arch|32}} [[ARM]] [[system-on-chip]] with [[3G]] wireless capabilities developed by [[Qualcomm]] and introduced in [[2003]] for the mobile market. This SoC was part of the {{qualcomm|MSM6xxx}} [[part of::Value Platform]] offering support for features such as basic color screens, position-location services, music, ringtones and voice recognition features.
 +
 +
== Cache ==
 +
{{main|arm holdings/microarchitectures/ARM7#Memory_Hierarchy|l1=ARM7 § Cache}}
 +
{{cache info
 +
|l1i cache=0 KiB
 +
|l1i break=1x0 KiB
 +
|l1i desc=No L1$
 +
|l1i extra=
 +
}}
 +
 +
== Wireless ==
 +
* Supported frequencies 450 MHz, 800 MHz, 1900 MHz, 2100 MHz (IMT)
 +
{{wireless links
 +
| 2g                = true
 +
| gsm              =
 +
| gprs              =
 +
| edge              =
 +
| cdmaone          = true
 +
| is-95a            = true
 +
| is-95b            = true
 +
| umts              =
 +
| 3g                = true
 +
| cdma2000          = true
 +
| cdma2000 1x      = true
 +
| cdma2000 1xev-do  =
 +
| cdma2000 1x adv  =
 +
| wcdma            =
 +
| hsdpa            =
 +
| hsupa            =
 +
}}
 +
 +
== Digital Signal Processing ==
 +
* '''DSP:''' [[dsp::QDSP4000]] [[dsp base frequency::40 MHz]]
 +
 +
== Expansions ==
 +
* '''LCD:''' 16-bit, QCIF
 +
* '''USB:''' 1.1 FS Slave
 +
* Removable User Identity Module (R-UIM)
 +
* MIDI Synthesizer (32 polyphony)
 +
* Digital audio support for MP3
 +
* Support for digital stereo output up to 48 kHz
 +
* {{qualcomm|gpsOne}} position-location capabilities
 +
 +
== Utilizing devices ==
 +
<!-- * [[used by::XXXXXXXXXXXXXXXX]] -->
 +
 +
{{expand list}}
 +
 +
== Diagram ==
 +
[[File:diagram msm6050.jpg|1000px]]
 +
 +
== Documents ==
 +
=== Datasheets ===
 +
* [[:File:diagram msm6050 cs.pdf|MSM6050 Diagram]]
 +
* [[:File:msm6050 chipset.pdf|MSM6050 Chipset]]
 +
* [[:File:MSM6050 chipset.pdf|MSM6050 Chipset]]
 +
* [[:File:MSM6050.pdf|MSM6050 Chipset]]
 +
=== Other ===
 +
* [[:File:msm6xxx platform value.pdf|Value Platform Overview]]

Latest revision as of 15:31, 13 December 2017

Edit Values
Qualcomm MSM6050
msm6050 thumb.jpg
General Info
DesignerQualcomm,
ARM Holdings
ManufacturerTSMC, IBM
Model NumberMSM6050
MarketMobile, Embedded
IntroductionMarch 20, 2001 (announced)
January, 2003 (launched)
General Specs
FamilyMSM6xxx
SeriesMSM
LockedYes
Frequency40 MHz
Bus typeAMBA 2
Microarchitecture
MicroarchitectureARM7
ChipsetMSM6xxx
Core NameARM7TDMI
Process180 nm
TechnologyCMOS
Cores1
Threads1
Max Memory4 GiB
Max Address Mem0xFFFFFFFF
Multiprocessing
Max SMP1-Way (Uniprocessor)

MSM6050 is a 32-bit ARM system-on-chip with 3G wireless capabilities developed by Qualcomm and introduced in 2003 for the mobile market. This SoC was part of the MSM6xxx Value Platform offering support for features such as basic color screens, position-location services, music, ringtones and voice recognition features.

Cache[edit]

Main article: ARM7 § Cache
Cache Info [Edit Values]
L1I$ 0 KiB
0 B
0 MiB
1x0 KiB No L1$

Wireless[edit]

  • Supported frequencies 450 MHz, 800 MHz, 1900 MHz, 2100 MHz (IMT)
Antu network-wireless-connected-100.svgWireless Communications
Cellular
2G
cdmaOne
IS-95AYes
IS-95BYes
3G
CDMA2000
1XYes

Digital Signal Processing[edit]

  • DSP: QDSP4000 40 MHz
    0.04 GHz
    40,000 kHz

Expansions[edit]

  • LCD: 16-bit, QCIF
  • USB: 1.1 FS Slave
  • Removable User Identity Module (R-UIM)
  • MIDI Synthesizer (32 polyphony)
  • Digital audio support for MP3
  • Support for digital stereo output up to 48 kHz
  • gpsOne position-location capabilities

Utilizing devices[edit]

This list is incomplete; you can help by expanding it.

Diagram[edit]

diagram msm6050.jpg

Documents[edit]

Datasheets[edit]

Other[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=qualcomm/msm6xxx/msm6050&oldid=71169"
Facts about "MSM6050 - Qualcomm"
RDF feed
base frequency40 MHz (0.04 GHz, 40,000 kHz) +
bus typeAMBA 2 +
chipsetMSM6xxx +
core count1 +
core nameARM7TDMI +
designerQualcomm + and ARM Holdings +
dspQDSP4000 +
dsp base frequency40 MHz (0.04 GHz, 40,000 kHz) +
familyMSM6xxx +
first announcedMarch 20, 2001 +
first launchedJanuary 2003 +
full page namequalcomm/msm6xxx/msm6050 +
has 2g supporttrue +
has 3g supporttrue +
has cdma2000 1x supporttrue +
has cdma2000 supporttrue +
has cdmaone supporttrue +
has is-95a supporttrue +
has is-95b supporttrue +
has locked clock multipliertrue +
instance ofmicroprocessor +
l1i$ descriptionNo L1$ +
l1i$ size0 KiB (0 B, 0 MiB) +
ldateJanuary 2003 +
main imageFile:msm6050 thumb.jpg +
manufacturerTSMC + and IBM +
market segmentMobile + and Embedded +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max memory address0xFFFFFFFF +
microarchitectureARM7 +
model numberMSM6050 +
nameQualcomm MSM6050 +
part ofValue Platform +
process180 nm (0.18 μm, 1.8e-4 mm) +
seriesMSM +
smp max ways1 +
technologyCMOS +
thread count1 +