From WikiChip
Difference between revisions of "intel/xeon e5/e5-2687w v4"
< intel‎ | xeon e5

(+q-spec)
m (Bot: moving all {{mpu}} to {{chip}})
 
(10 intermediate revisions by 4 users not shown)
Line 1: Line 1:
 
{{intel title|Xeon E5-2687W v4}}
 
{{intel title|Xeon E5-2687W v4}}
−
{{mpu
+
{{chip
−
| name               = Xeon E5-2687W v4
+
|name=Xeon E5-2687W v4
−
| no image           = Yes
+
|no image=Yes
−
| image              =
+
|designer=Intel
−
| image size          =
+
|manufacturer=Intel
−
| caption            =
+
|model number=E5-2687W v4
−
| designer           = Intel
+
|part number=CM8066002042802
−
| manufacturer       = Intel
+
|part number 2=BX80660E52687V4
−
| model number       = E5-2687W v4
+
|s-spec=SR2NA
−
| part number         = CM8066002042802
+
|s-spec qs=QK99
−
| part number 1      = BX80660E52687V4
+
|market=Server
−
| part number 2      =  
+
|first announced=June 20, 2016
−
| part number 3      =  
+
|first launched=June 20, 2016
−
| market             = Server
+
|release price=$2141.00
−
| first announced     = June 20, 2016
+
|family=Xeon E5
−
| first launched     = June 20, 2016
+
|series=E5-2600
−
| last order          =
+
|locked=Yes
−
| last shipment      =
+
|frequency=3,000 MHz
−
| release price       = $2141.00
+
|turbo frequency1=3,500 MHz
−
 
+
|turbo frequency2=3,500 MHz
−
| family             = Xeon E5
+
|turbo frequency3=3,300 MHz
−
| series             = E5-2000
+
|turbo frequency4=3,200 MHz
−
| locked             = Yes
+
|turbo frequency5=3,200 MHz
−
| frequency           = 3,000 MHz
+
|turbo frequency6=3,200 MHz
−
| turbo frequency    = Yes
+
|turbo frequency7=3,200 MHz
−
| turbo frequency1    = 3,500 MHz
+
|turbo frequency8=3,200 MHz
−
| turbo frequency2    =  
+
|turbo frequency9=3,200 MHz
−
| bus type           = QPI
+
|turbo frequency10=3,200 MHz
−
| bus speed           = 4,800 MHz
+
|turbo frequency11=3,200 MHz
−
| bus rate           = 9.6 GT/s
+
|turbo frequency12=3,200 MHz
−
| bus links          = 2
+
|bus type=QPI
−
| clock multiplier   = 30
+
|bus speed=4,800 MHz
−
| s-spec              = SR2NA
+
|bus links=2
−
| s-spec es          =  
+
|bus rate=9.6 GT/s
−
| s-spec qs          = QK99
+
|clock multiplier=30
−
| cpuid              = 406F1
+
|cpuid=406F1
−
 
+
|isa=x86-64
−
| microarch           = Broadwell
+
|isa family=x86
−
| platform           = Grantley EP 2S
+
|microarch=Broadwell
−
| chipset             = C610 Series
+
|platform=Grantley EP 2S
−
| core name           = Broadwell EP
+
|chipset=C610 Series
−
| core family         = 6
+
|core name=Broadwell EP
−
| core model         = 4F
+
|core family=6
−
| core stepping       = M0
+
|core model=4F
−
| process             = 14 nm
+
|core stepping=M0
−
| transistors         = 4,700,000,000
+
|process=14 nm
−
| technology         = CMOS
+
|transistors=4,700,000,000
−
| die size            = 306.18 mm²
+
|technology=CMOS
−
| word size           = 64 bit
+
|word size=64 bit
−
| core count         = 12
+
|core count=12
−
| thread count       = 24
+
|thread count=24
−
| max cpus           = 2
+
|max cpus=2
−
| max memory         = 1,536 GiB
+
|max memory=1,536 GiB
−
 
+
|v core=1.82 V
−
| electrical          = Yes
+
|v io=1.2 V
−
| v core             = 1.82 V
+
|v io tolerance=3%
−
| v core tolerance    =
+
|tdp=160 W
−
| v io               = 1.2 V
+
|tcase min=0 °C
−
| v io tolerance     = 3%
+
|tcase max=76 °C
−
| sdp                =
+
|tstorage min=-25 °C
−
| tdp                 = 160 W
+
|tstorage max=125 °C
−
| ctdp down          =
+
|turbo frequency=Yes
−
| ctdp down frequency =
+
|die size=306.18 mm²
−
| ctdp up            =
+
|packaging=Yes
−
| ctdp up frequency  =
+
|package 0=FCLGA-2011-v3
−
| tjunc min          =
+
|package 0 type=FCLGA
−
| tjunc max          =
+
|package 0 pins=2011
−
| tcase min           = 0 °C
+
|package 0 pitch=0.8814 mm
−
| tcase max           = 76 °C
+
|package 0 width=52.5 mm
−
| tstorage min       = -25 °C
+
|package 0 length=45.0 mm
−
| tstorage max       = 125 °C
+
|package 0 height=5.316 mm
−
 
+
|socket 0=LGA-2011-v3
−
| packaging           = Yes
+
|socket 0 type=LGA
−
| package 0           = FCLGA-2011-v3
 
−
| package 0 type     = FCLGA
 
−
| package 0 pins     = 2011
 
−
| package 0 pitch     = 0.8814 mm
 
−
| package 0 width     = 52.5 mm
 
−
| package 0 length   = 45.0 mm
 
−
| package 0 height   = 5.316 mm
 
−
| socket 0           = LGA-2011-v3
 
−
| socket 0 type       = LGA
 
 
}}
 
}}
 
The '''Xeon E5-2687W v4''' is a {{arch|64}} [[dodeca-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for 2S workstation environments. Operating at 3 GHz with a {{intel|turbo boost}} frequency of 3.5 GHz for a single active core, this MPU has a TDP of 160 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}).
 
The '''Xeon E5-2687W v4''' is a {{arch|64}} [[dodeca-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for 2S workstation environments. Operating at 3 GHz with a {{intel|turbo boost}} frequency of 3.5 GHz for a single active core, this MPU has a TDP of 160 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}).
Line 123: Line 114:
  
 
== Expansions ==
 
== Expansions ==
−
{{mpu expansions
+
{{expansions
 
| pcie revision      = 3.0
 
| pcie revision      = 3.0
 
| pcie lanes        = 40
 
| pcie lanes        = 40
Line 132: Line 123:
  
 
== Features ==  
 
== Features ==  
−
{{mpu features
+
{{x86 features
 
| em64t      = Yes
 
| em64t      = Yes
 
| nx          = Yes
 
| nx          = Yes
Line 154: Line 145:
 
| sse4.2      = Yes
 
| sse4.2      = Yes
 
| aes        = Yes
 
| aes        = Yes
−
| pclmul     = Yes
+
| pclmul       = Yes
 
| avx        = Yes
 
| avx        = Yes
 
| avx2        = Yes
 
| avx2        = Yes

Latest revision as of 15:28, 13 December 2017

Edit Values
Xeon E5-2687W v4
General Info
DesignerIntel
ManufacturerIntel
Model NumberE5-2687W v4
Part NumberCM8066002042802,
BX80660E52687V4
S-SpecSR2NA
QK99 (QS)
MarketServer
IntroductionJune 20, 2016 (announced)
June 20, 2016 (launched)
Release Price$2141.00
ShopAmazon
General Specs
FamilyXeon E5
SeriesE5-2600
LockedYes
Frequency3,000 MHz
Turbo FrequencyYes
Turbo Frequency3,500 MHz (1 core),
3,500 MHz (2 cores),
3,300 MHz (3 cores),
3,200 MHz (4 cores),
3,200 MHz (5 cores),
3,200 MHz (6 cores),
3,200 MHz (7 cores),
3,200 MHz (8 cores),
3,200 MHz (9 cores),
3,200 MHz (10 cores),
3,200 MHz (11 cores),
3,200 MHz (12 cores)
Bus typeQPI
Bus speed4,800 MHz
Bus rate2 × 9.6 GT/s
Clock multiplier30
CPUID406F1
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureBroadwell
PlatformGrantley EP 2S
ChipsetC610 Series
Core NameBroadwell EP
Core Family6
Core Model4F
Core SteppingM0
Process14 nm
Transistors4,700,000,000
TechnologyCMOS
Die306.18 mm²
Word Size64 bit
Cores12
Threads24
Max Memory1,536 GiB
Multiprocessing
Max SMP2-Way (Multiprocessor)
Electrical
Vcore1.82 V
VI/O1.2 V ± 3%
TDP160 W
Tcase0 °C – 76 °C
Tstorage-25 °C – 125 °C

The Xeon E5-2687W v4 is a 64-bit dodeca-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for 2S workstation environments. Operating at 3 GHz with a turbo boost frequency of 3.5 GHz for a single active core, this MPU has a TDP of 160 W and is manufactured on a 14 nm process (based on Broadwell).

Cache[edit]

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 384 KiB
393,216 B
0.375 MiB
12x32 KiB 8-way set associative (per core, write-back)
L1D$ 384 KiB
393,216 B
0.375 MiB
12x32 KiB 8-way set associative (per core, write-back)
L2$ 3 MiB
3,072 KiB
3,145,728 B
0.00293 GiB
12x256 KiB 8-way set associative (per core, write-back)
L3$ 30 MiB
30,720 KiB
31,457,280 B
0.0293 GiB
12x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics[edit]

This microprocessor has no integrated graphics processing unit.

Memory controller[edit]

Integrated Memory Controller
Type DDR4-2400
Controllers 1
Channels 4
ECC Support Yes
Max bandwidth 71.53 GiB/s
Bandwidth (single) 17.88 GiB/s
Bandwidth (dual) 35.76 GiB/s
Max memory 1,536 GiB
Physical Address Extensions 46 bit

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes40
Configsx4, x16


Features[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-2687w_v4&oldid=71003"
Facts about "Xeon E5-2687W v4 - Intel"
RDF feed
l1d$ description8-way set associative +
l1d$ size384 KiB (393,216 B, 0.375 MiB) +
l1i$ description8-way set associative +
l1i$ size384 KiB (393,216 B, 0.375 MiB) +
l2$ description8-way set associative +
l2$ size3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) +
l3$ description20-way set associative +
l3$ size30 MiB (30,720 KiB, 31,457,280 B, 0.0293 GiB) +