From WikiChip
Difference between revisions of "intel/xeon e5/e5-2697 v4"
< intel‎ | xeon e5

(+features)
(Corrected number of IMC.)
 
(8 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
{{intel title|Xeon E5-2697 v4}}
 
{{intel title|Xeon E5-2697 v4}}
−
{{mpu
+
{{chip
 
| name                = Xeon E5-2697 v4
 
| name                = Xeon E5-2697 v4
 
| no image            = Yes
 
| no image            = Yes
Line 10: Line 10:
 
| model number        = E5-2697 v4
 
| model number        = E5-2697 v4
 
| part number        = CM8066002023907
 
| part number        = CM8066002023907
−
| part number 1      =
 
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              = Server
 
| market              = Server
 
| first announced    = June 20, 2016
 
| first announced    = June 20, 2016
Line 26: Line 26:
 
| turbo frequency    = Yes
 
| turbo frequency    = Yes
 
| turbo frequency1    = 3,600 MHz
 
| turbo frequency1    = 3,600 MHz
−
| turbo frequency2    =  
+
| turbo frequency2    = 3,600 MHz
 +
| turbo frequency3    = 3,400 MHz
 +
| turbo frequency4    = 3,300 MHz
 +
| turbo frequency5    = 3,200 MHz
 +
| turbo frequency6    = 3,100 MHz
 +
| turbo frequency7    = 3,000 MHz
 +
| turbo frequency8    = 2,900 MHz
 +
| turbo frequency9    = 2,800 MHz
 +
| turbo frequency10  = 2,800 MHz
 +
| turbo frequency11  = 2,800 MHz
 +
| turbo frequency12  = 2,800 MHz
 +
| turbo frequency13  = 2,800 MHz
 +
| turbo frequency14  = 2,800 MHz
 +
| turbo frequency15  = 2,800 MHz
 +
| turbo frequency16  = 2,800 MHz
 +
| turbo frequency17  = 2,800 MHz
 +
| turbo frequency18  = 2,800 MHz
 
| bus type            = QPI
 
| bus type            = QPI
 
| bus speed          = 4,800 MHz
 
| bus speed          = 4,800 MHz
Line 34: Line 50:
 
| s-spec              = SR2JV
 
| s-spec              = SR2JV
 
| s-spec es          =  
 
| s-spec es          =  
−
| s-spec qs          =  
+
| s-spec qs          = QK7L
 
| cpuid              = 406F1
 
| cpuid              = 406F1
  
Line 54: Line 70:
 
| max memory          = 1,536 GiB
 
| max memory          = 1,536 GiB
  
−
| electrical          = Yes
+
 
 
| v core              = 1.82 V
 
| v core              = 1.82 V
 
| v core tolerance    =  
 
| v core tolerance    =  
Line 112: Line 128:
 
{{integrated memory controller
 
{{integrated memory controller
 
| type              = DDR4-2400
 
| type              = DDR4-2400
−
| controllers        = 1
+
| controllers        = 2
 
| channels          = 4
 
| channels          = 4
 
| ecc support        = Yes
 
| ecc support        = Yes
Line 120: Line 136:
 
| max memory        = 1,536 GiB
 
| max memory        = 1,536 GiB
 
| pae                = 46 bit
 
| pae                = 46 bit
 +
}}
 +
 +
== Expansions ==
 +
{{expansions
 +
| pcie revision      = 3.0
 +
| pcie lanes        = 40
 +
| pcie config        = x4
 +
| pcie config 1      = x8
 +
| pcie config 2      = x16
 
}}
 
}}
  
 
== Features ==  
 
== Features ==  
−
{{mpu features
+
{{x86 features
 
| em64t      = Yes
 
| em64t      = Yes
 
| nx          = Yes
 
| nx          = Yes

Latest revision as of 13:17, 28 July 2023

Edit Values
Xeon E5-2697 v4
General Info
DesignerIntel
ManufacturerIntel
Model NumberE5-2697 v4
Part NumberCM8066002023907
S-SpecSR2JV
QK7L (QS)
MarketServer
IntroductionJune 20, 2016 (announced)
June 20, 2016 (launched)
Release Price$2702.00
ShopAmazon
General Specs
FamilyXeon E5
SeriesE5-2000
LockedYes
Frequency2,300 MHz
Turbo FrequencyYes
Turbo Frequency3,600 MHz (1 core),
3,600 MHz (2 cores),
3,400 MHz (3 cores),
3,300 MHz (4 cores),
3,200 MHz (5 cores),
3,100 MHz (6 cores),
3,000 MHz (7 cores),
2,900 MHz (8 cores),
2,800 MHz (9 cores),
2,800 MHz (10 cores),
2,800 MHz (11 cores),
2,800 MHz (12 cores),
2,800 MHz (13 cores),
2,800 MHz (14 cores),
2,800 MHz (15 cores),
2,800 MHz (16 cores),
2,800 MHz (17 cores),
2,800 MHz (18 cores)
Bus typeQPI
Bus speed4,800 MHz
Bus rate2 × 9.6 GT/s
Clock multiplier23
CPUID406F1
Microarchitecture
MicroarchitectureBroadwell
PlatformGrantley EP 2S
ChipsetC610 Series
Core NameBroadwell EP
Core Family6
Core Model4F
Core SteppingB0
Process14 nm
Transistors7,200,000,000
TechnologyCMOS
Die456.12 mm²
Word Size64 bit
Cores18
Threads36
Max Memory1,536 GiB
Multiprocessing
Max SMP2-Way (Multiprocessor)
Electrical
Vcore1.82 V
VI/O1.2 V ± 3%
TDP145 W
Tcase0 °C – 79 °C
Tstorage-25 °C – 125 °C

The Xeon E5-2697 v4 is a 64-bit octadeca-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for segment-optimized 2S environments (2U Square form factors). Operating at 2.3 GHz with a turbo boost frequency of 3.6 GHz for a single active core, this MPU has a TDP of 145 W and is manufactured on a 14 nm process (based on Broadwell).

Cache[edit]

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 576 KiB
589,824 B
0.563 MiB
18x32 KiB 8-way set associative (per core, write-back)
L1D$ 576 KiB
589,824 B
0.563 MiB
18x32 KiB 8-way set associative (per core, write-back)
L2$ 4.5 MiB
4,608 KiB
4,718,592 B
0.00439 GiB
18x256 KiB 8-way set associative (per core, write-back)
L3$ 45 MiB
46,080 KiB
47,185,920 B
0.0439 GiB
18x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics[edit]

This microprocessor has no integrated graphics processing unit.

Memory controller[edit]

Integrated Memory Controller
Type DDR4-2400
Controllers 2
Channels 4
ECC Support Yes
Max bandwidth 71.53 GiB/s
Bandwidth (single) 17.88 GiB/s
Bandwidth (dual) 35.76 GiB/s
Max memory 1,536 GiB
Physical Address Extensions 46 bit

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes40
Configsx4, x16


Features[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-2697_v4&oldid=101861"
Facts about "Xeon E5-2697 v4 - Intel"
RDF feed
l1d$ description8-way set associative +
l1d$ size576 KiB (589,824 B, 0.563 MiB) +
l1i$ description8-way set associative +
l1i$ size576 KiB (589,824 B, 0.563 MiB) +
l2$ description8-way set associative +
l2$ size4.5 MiB (4,608 KiB, 4,718,592 B, 0.00439 GiB) +
l3$ description20-way set associative +
l3$ size45 MiB (46,080 KiB, 47,185,920 B, 0.0439 GiB) +