From WikiChip
Difference between revisions of "intel/xeon e5/e5-1650 v4"
< intel‎ | xeon e5

(→‎Memory controller)
 
(9 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
{{intel title|Xeon E5-1650 v4}}
 
{{intel title|Xeon E5-1650 v4}}
−
{{mpu
+
{{chip
−
| name               = Xeon E5-1650 v4
+
|name=Xeon E5-1650 v4
−
| no image           = Yes
+
|no image=Yes
−
| image              =
+
|designer=Intel
−
| image size          =
+
|manufacturer=Intel
−
| caption            =
+
|model number=E5-1650 v4
−
| designer           = Intel
+
|part number=CM8066002044306
−
| manufacturer       = Intel
+
|part number 2=BX80660E51650V4
−
| model number       = E5-1650 v4
+
|s-spec=SR2P7
−
| part number         = CM8066002044306
+
|s-spec qs=QKF2
−
| part number 1      = BX80660E51650V4
+
|s-spec qs 2=QKVL
−
| part number 2      =  
+
|market=Server
−
| part number 3      =  
+
|first announced=June 20, 2016
−
| market             = Server
+
|first launched=June 20, 2016
−
| first announced     = June 20, 2016
+
|release price=$617.00
−
| first launched     = June 20, 2016
+
|family=Xeon E5
−
| last order          =
+
|series=E5-1000
−
| last shipment      =
+
|locked=Yes
−
| release price       = $617.00
+
|frequency=3,600 MHz
−
 
+
|turbo frequency1=4,000 MHz
−
| family             = Xeon E5
+
|turbo frequency2=4,000 MHz
−
| series             = E5-1000
+
|turbo frequency3=3,800 MHz
−
| locked             = Yes
+
|turbo frequency4=3,800 MHz
−
| frequency           = 3,600 MHz
+
|turbo frequency5=3,800 MHz
−
| turbo frequency    = Yes
+
|turbo frequency6=3,800 MHz
−
| turbo frequency1    = 4,000 MHz
+
|turbo frequency=Yes
−
| turbo frequency2    =  
+
|bus type=DMI 2.0
−
| bus type           = DMI 2.0
+
|bus rate=5 GT/s
−
| bus speed          =
+
|clock multiplier=36
−
| bus rate           = 5 GT/s
+
|cpuid=406F1
−
| bus links          =
+
|microarch=Broadwell
−
| clock multiplier   = 36
+
|platform=Grantley EP Workstation
−
| s-spec              = SR2P7
+
|chipset=C610 Series
−
| s-spec es          =
+
|core name=Broadwell EP
−
| s-spec qs          =
+
|core family=6
−
| cpuid               = 406F1
+
|core model=4F
−
 
+
|core stepping=R0
−
| microarch           = Broadwell
+
|process=14 nm
−
| platform           = Grantley EP Workstation
+
|transistors=3,200,000,000
−
| chipset             = C610 Series
+
|technology=CMOS
−
| core name           = Broadwell EP
+
|word size=64 bit
−
| core family         = 6
+
|core count=6
−
| core model         = 4F
+
|thread count=12
−
| core stepping       = R0
+
|max memory=1,536 GiB
−
| process             = 14 nm
+
|max cpus=1
−
| transistors         = 3,200,000,000
+
|v core=1.82 V
−
| technology         = CMOS
+
|v io=1.2 V
−
| die size            = 246.24 mm²
+
|v io tolerance=3%
−
| word size           = 64 bit
+
|tdp=140 W
−
| core count         = 6
+
|tcase min=0 °C
−
| thread count       = 12
+
|tcase max=69 °C
−
| max cpus            = 1
+
|tstorage min=-25 °C
−
| max memory         = 1,536 GiB
+
|tstorage max=125 °C
−
 
+
|die size=246.24 mm²
−
| electrical          = Yes
+
|packaging=Yes
−
| v core             = 1.82 V
+
|package 0=FCLGA-2011-v3
−
| v core tolerance    =
+
|package 0 type=FCLGA
−
| v io               = 1.2 V
+
|package 0 pins=2011
−
| v io tolerance     = 3%
+
|package 0 pitch=0.8814 mm
−
| sdp                =
+
|package 0 width=52.5 mm
−
| tdp                 = 140 W
+
|package 0 length=45.0 mm
−
| ctdp down          =
+
|package 0 height=5.316 mm
−
| ctdp down frequency =
+
|socket 0=LGA-2011-v3
−
| ctdp up            =
+
|socket 0 type=LGA
−
| ctdp up frequency  =
 
−
| tjunc min          =
 
−
| tjunc max          =
 
−
| tcase min           = 0 °C
 
−
| tcase max           = 69 °C
 
−
| tstorage min       = -25 °C
 
−
| tstorage max       = 125 °C
 
−
 
 
−
| packaging           = Yes
 
−
| package 0           = FCLGA-2011-v3
 
−
| package 0 type     = FCLGA
 
−
| package 0 pins     = 2011
 
−
| package 0 pitch     = 0.8814 mm
 
−
| package 0 width     = 52.5 mm
 
−
| package 0 length   = 45.0 mm
 
−
| package 0 height   = 5.316 mm
 
−
| socket 0           = LGA-2011-v3
 
−
| socket 0 type       = LGA
 
 
}}
 
}}
 
The '''Xeon E5-1650 v4''' is a {{arch|64}} [[hexa-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for 1S workstations. Operating at 3.6 GHz with a {{intel|turbo boost}} frequency of 4 GHz for a single active core, this MPU has a TDP of 140 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}).
 
The '''Xeon E5-1650 v4''' is a {{arch|64}} [[hexa-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for 1S workstations. Operating at 3.6 GHz with a {{intel|turbo boost}} frequency of 4 GHz for a single active core, this MPU has a TDP of 140 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}).
Line 120: Line 102:
 
| max memory        = 1,536 GiB
 
| max memory        = 1,536 GiB
 
| pae                = 46 bit
 
| pae                = 46 bit
 +
}}
 +
 +
== Expansions ==
 +
{{expansions
 +
| pcie revision      = 3.0
 +
| pcie lanes        = 40
 +
| pcie config        = x4
 +
| pcie config 1      = x8
 +
| pcie config 2      = x16
 +
}}
 +
 +
== Features ==
 +
{{x86 features
 +
|real=No
 +
|protected=No
 +
|smm=No
 +
|fpu=No
 +
|x8616=No
 +
|x8632=No
 +
|x8664=No
 +
|nx=Yes
 +
|mmx=Yes
 +
|emmx=No
 +
|sse=Yes
 +
|sse2=Yes
 +
|sse3=Yes
 +
|ssse3=Yes
 +
|sse41=No
 +
|sse42=No
 +
|sse4a=No
 +
|avx=Yes
 +
|avx2=Yes
 +
|avx512f=No
 +
|avx512cd=No
 +
|avx512er=No
 +
|avx512pf=No
 +
|avx512bw=No
 +
|avx512dq=No
 +
|avx512vl=No
 +
|avx512ifma=No
 +
|avx512vbmi=No
 +
|avx5124fmaps=No
 +
|avx5124vnniw=No
 +
|avx512vpopcntdq=No
 +
|abm=No
 +
|tbm=No
 +
|bmi1=Yes
 +
|bmi2=Yes
 +
|fma3=Yes
 +
|fma4=No
 +
|aes=Yes
 +
|rdrand=No
 +
|sha=No
 +
|xop=No
 +
|adx=No
 +
|clmul=No
 +
|f16c=Yes
 +
|tbt1=No
 +
|tbt2=Yes
 +
|tbmt3=No
 +
|bpt=No
 +
|eist=Yes
 +
|sst=No
 +
|flex=No
 +
|fastmem=No
 +
|ivmd=No
 +
|intelnodecontroller=No
 +
|intelnode=No
 +
|kpt=No
 +
|ptt=No
 +
|intelrunsure=No
 +
|mbe=No
 +
|isrt=No
 +
|sba=No
 +
|mwt=No
 +
|sipp=No
 +
|att=No
 +
|ipt=No
 +
|tsx=Yes
 +
|txt=Yes
 +
|ht=Yes
 +
|vpro=Yes
 +
|vtx=No
 +
|vtd=No
 +
|ept=Yes
 +
|mpx=No
 +
|sgx=No
 +
|securekey=No
 +
|osguard=No
 +
|intqat=No
 +
|3dnow=No
 +
|e3dnow=No
 +
|smartmp=No
 +
|powernow=No
 +
|amdvi=No
 +
|amdv=No
 +
|amdsme=No
 +
|amdtsme=No
 +
|amdsev=No
 +
|rvi=No
 +
|smt=No
 +
|sensemi=No
 +
|xfr=No
 +
|mxfr=No
 +
|amdpb=No
 +
|amdpb2=No
 +
|em64t=Yes
 +
|vt-x=Yes
 +
|vt-d=Yes
 +
|sse4_1=Yes
 +
|sse4_2=Yes
 +
|pclmul=Yes
 +
|bmi=Yes
 +
|secure key=Yes
 +
|os guard=Yes
 +
|intel ipt=Yes
 
}}
 
}}

Latest revision as of 08:49, 9 June 2024

Edit Values
Xeon E5-1650 v4
General Info
DesignerIntel
ManufacturerIntel
Model NumberE5-1650 v4
Part NumberCM8066002044306,
BX80660E51650V4
S-SpecSR2P7
QKF2 (QS), QKVL (QS)
MarketServer
IntroductionJune 20, 2016 (announced)
June 20, 2016 (launched)
Release Price$617.00
ShopAmazon
General Specs
FamilyXeon E5
SeriesE5-1000
LockedYes
Frequency3,600 MHz
Turbo FrequencyYes
Turbo Frequency4,000 MHz (1 core),
4,000 MHz (2 cores),
3,800 MHz (3 cores),
3,800 MHz (4 cores),
3,800 MHz (5 cores),
3,800 MHz (6 cores)
Bus typeDMI 2.0
Bus rate5 GT/s
Clock multiplier36
CPUID406F1
Microarchitecture
MicroarchitectureBroadwell
PlatformGrantley EP Workstation
ChipsetC610 Series
Core NameBroadwell EP
Core Family6
Core Model4F
Core SteppingR0
Process14 nm
Transistors3,200,000,000
TechnologyCMOS
Die246.24 mm²
Word Size64 bit
Cores6
Threads12
Max Memory1,536 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Vcore1.82 V
VI/O1.2 V ± 3%
TDP140 W
Tcase0 °C – 69 °C
Tstorage-25 °C – 125 °C

The Xeon E5-1650 v4 is a 64-bit hexa-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for 1S workstations. Operating at 3.6 GHz with a turbo boost frequency of 4 GHz for a single active core, this MPU has a TDP of 140 W and is manufactured on a 14 nm process (based on Broadwell).

Cache[edit]

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 192 KiB
196,608 B
0.188 MiB
6x32 KiB 8-way set associative (per core, write-back)
L1D$ 192 KiB
196,608 B
0.188 MiB
6x32 KiB 8-way set associative (per core, write-back)
L2$ 1.5 MiB
1,536 KiB
1,572,864 B
0.00146 GiB
6x256 KiB 8-way set associative (per core, write-back)
L3$ 15 MiB
15,360 KiB
15,728,640 B
0.0146 GiB
6x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics[edit]

This microprocessor has no integrated graphics processing unit.

Memory controller[edit]

Integrated Memory Controller
Type DDR4-2400
Controllers 1
Channels 4
ECC Support Yes
Max bandwidth 71.53 GiB/s
Bandwidth (single) 17.88 GiB/s
Bandwidth (dual) 35.76 GiB/s
Max memory 1,536 GiB
Physical Address Extensions 46 bit

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes40
Configsx4, x16


Features[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-1650_v4&oldid=102430"
Facts about "Xeon E5-1650 v4 - Intel"
RDF feed
l1d$ description8-way set associative +
l1d$ size192 KiB (196,608 B, 0.188 MiB) +
l1i$ description8-way set associative +
l1i$ size192 KiB (196,608 B, 0.188 MiB) +
l2$ description8-way set associative +
l2$ size1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) +
l3$ description20-way set associative +
l3$ size15 MiB (15,360 KiB, 15,728,640 B, 0.0146 GiB) +