From WikiChip
Difference between revisions of "amd/am186ex/am186er–50ki\w"
< amd‎ | am186ex

(Cache)
m (Bot: corrected param)
 
(One intermediate revision by the same user not shown)
Line 10: Line 10:
 
| model number        = Am186ER–50KI\W
 
| model number        = Am186ER–50KI\W
 
| part number        = Am186ER–50KI\W
 
| part number        = Am186ER–50KI\W
| part number 1      =
 
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              = Embedded
 
| market              = Embedded
 
| first announced    =  
 
| first announced    =  
Line 45: Line 45:
  
 
| sram                = 32 KB
 
| sram                = 32 KB
| max memory          = 1 MB
+
| max memory          = 1 MiB
  
 
| electrical          = Yes
 
| electrical          = Yes

Latest revision as of 15:59, 30 June 2017

Am186ER–50KI\W
Designer AMD
Manufacturer AMD
Model Number Am186ER–50KI\W
Part Number Am186ER–50KI\W
Market Embedded
Introduction March 31, 1998 (launch)
General information
Family Am186Ex
Series Am186ER
Frequency 50 MHz
0.05 GHz
50,000 kHz
Bus speed 12.5 MHz
0.0125 GHz
12,500 kHz
Bus rate 12.5 MT/s
0.0125 GT/s
12,500 kT/s
Microarchitecture
Microarchitecture 80186
Core name Am186
Process 350 nm
0.35 μm
3.5e-4 mm
Word size 16 bit
2 octets
4 nibbles
Core count 1
Max CPUs 1
Electrical
Vcore 3.3 V
33 dV
330 cV
3,300 mV
± 0.3 V
Tcase -40 °C
233.15 K
-40 °F
419.67 °R
 – 85 °C
358.15 K
185 °F
644.67 °R
Tstorage -65 °C
208.15 K
-85 °F
374.67 °R
 – 125 °C
398.15 K
257 °F
716.67 °R
SRAM 32 KB
Max Memory 1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
9.536743e-7 TiB
Pins
Pins 100
IRQ lines 6
I/O ports 32
Packaging
PackagePQFP-100 (PQFP)
Dimension19.90 mm x 19.90 mm x 2.70 mm
Pitch0.65 mm
Pin Count100
SocketPQFP-100 (PQFP)

Am186ER–50KI\W is a microcontroller designed by AMD. This MCU incorporated the Am186 core which operated at 50 MHz. This model supported all the base features such as 32 general purpose I/O ports, timers, and SSI. Additionally, this MCU also integrates 32 KB SRAM on-die. This model has industrial temperate range supports.

Cache[edit]

Main article: 80186 § Cache
Cache Info [Edit Values]
L1$ 0 KiB
0 B
0 MiB
1x0 KiB
L2$ 0 KiB
0 MiB
0 B
0 GiB
1x0 KiB

Graphics[edit]

This chip had no integrated graphics processing unit.

Features[edit]

Documents[edit]

Datasheets[edit]

Manuals[edit]

Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Am186ER–50KI\W - AMD#package_1 +
base frequency50 MHz (0.05 GHz, 50,000 kHz) +
bus rate12.5 MT/s (0.0125 GT/s, 12,500 kT/s) +
bus speed12.5 MHz (0.0125 GHz, 12,500 kHz) +
core count1 +
core nameAm186 +
core voltage3.3 V (33 dV, 330 cV, 3,300 mV) +
core voltage tolerance0.3 V +
designerAMD +
familyAm186Ex +
first launchedMarch 31, 1998 +
full page nameamd/am186ex/am186er–50ki\w +
instance ofmicrocontroller +
l1$ size0 KiB (0 B, 0 MiB) +
l2$ size0 MiB (0 KiB, 0 B, 0 GiB) +
manufacturerAMD +
market segmentEmbedded +
max case temperature358.15 K (85 °C, 185 °F, 644.67 °R) +
max memory1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB, 9.536743e-7 TiB) +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitecture80186 +
min case temperature233.15 K (-40 °C, -40 °F, 419.67 °R) +
min storage temperature208.15 K (-65 °C, -85 °F, 374.67 °R) +
model numberAm186ER–50KI\W +
nameAm186ER–50KI\W +
packagePQFP-100 +
part numberAm186ER–50KI\W +
pin count100 +
process350 nm (0.35 μm, 3.5e-4 mm) +
seriesAm186ER +
word size16 bit (2 octets, 4 nibbles) +