From WikiChip
Difference between revisions of "amd/am186/mr80186-3"
(→Cache) |
m (Bot: switching template from {{mpu}} to a more generic {{chip}}) |
||
(3 intermediate revisions by the same user not shown) | |||
Line 1: | Line 1: | ||
{{amd title|MR80186-3}} | {{amd title|MR80186-3}} | ||
− | {{ | + | {{chip |
| name = MR80186-3 | | name = MR80186-3 | ||
| no image = Yes | | no image = Yes | ||
Line 10: | Line 10: | ||
| model number = MR80186-3 | | model number = MR80186-3 | ||
| part number = MR80186-3 | | part number = MR80186-3 | ||
− | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
+ | | part number 4 = | ||
| market = Embedded | | market = Embedded | ||
| first announced = 1984 | | first announced = 1984 | ||
Line 41: | Line 41: | ||
| core count = 1 | | core count = 1 | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 1 | + | | max memory = 1 MiB |
| max memory addr = | | max memory addr = | ||
− | + | ||
| power = 3 W | | power = 3 W | ||
| v core = 5 V | | v core = 5 V |
Latest revision as of 14:17, 13 December 2017
Edit Values | |
MR80186-3 | |
General Info | |
Designer | Intel |
Manufacturer | AMD |
Model Number | MR80186-3 |
Part Number | MR80186-3 |
Market | Embedded |
Introduction | 1984 (announced) 1984 (launched) |
Shop | Amazon |
General Specs | |
Family | Am186 |
Series | Am186 |
Frequency | 8 MHz |
Bus speed | 2 MHz |
Bus rate | 2 MT/s |
Microarchitecture | |
Microarchitecture | 80186 |
Core Name | 80186 |
Process | 1.5 µm |
Transistors | 55,000 |
Technology | nMOS |
Word Size | 16 bit |
Cores | 1 |
Max Memory | 1 MiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Power dissipation | 3 W |
Vcore | 5 V ± 5 % |
Tcase | -55 °C – 125 °C |
Tstorage | -65 °C – 150 °C |
MR80186-3 was a 16-bit 80186-based microprocessor designed by Intel and manufactured by AMD. This model, which operated at 8 MHz, supported military temperature range and was otherwise identical to the standard models.
Contents
Cache[edit]
- Main article: 80186 § Cache
Cache Info [Edit Values] | ||
L1$ | 0 KiB 0 B 0 MiB |
1x0 KiB |
L2$ | 0 KiB 0 MiB 0 B 0 GiB |
1x0 KiB |
Graphics[edit]
This chip had no integrated graphics processing unit.
Features[edit]
- Military temperature range
- 10 new instructions
- Two DMA channels
- Three programmable interrupt timers
- Local Bus Controller
- Object code-compatible with all 86/88 software
Documents[edit]
- AMD 80186 (1985), Publication #03551 Rev C