From WikiChip
Difference between revisions of "intel/celeron/j3160"
< intel‎ | celeron

 
(9 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{intel title|Celeron J3160}}
 
{{intel title|Celeron J3160}}
−
{{mpu
+
{{chip
−
| name               = Intel Celeron J3160
+
|name=Intel Celeron J3160
−
| no image           = Yes
+
|no image=Yes
−
| manufacturer       = Intel
+
|designer=Intel
−
| model number       = J3160
+
|manufacturer=Intel
−
| part number         = FH8066501715935
+
|model number=J3160
−
| part number 1      =  
+
|part number=FH8066501715935
−
| part number 2      =
+
|s-spec=SR2KS
−
| part number 3      =  
+
|s-spec qs=QK0N
−
| market             = Desktop
+
|market=Desktop
−
| first announced     = January 15, 2016
+
|first announced=January 15, 2016
−
| first launched     = January 15, 2016
+
|first launched=January 15, 2016
−
| last order          =
+
|release price=$107.00
−
| last shipment      =  
+
|family=Celeron
−
 
+
|series=J3000
−
| family             = Celeron
+
|locked=Yes
−
| series             = J3000
+
|frequency=1600 MHz
−
| locked             = Yes
+
|turbo frequency1=2240 MHz
−
| frequency           = 1600 MHz
+
|turbo frequency=Yes
−
| turbo frequency    = Yes
+
|bus type=IDI
−
| turbo frequency1    = 2240 MHz
+
|cpuid=406C4
−
| bus type           = IDI
+
|microarch=Airmont
−
| bus speed          =
+
|core name=Braswell
−
| clock multiplier    =
+
|core stepping=D1
−
| s-spec              = SR2KS
+
|process=14 nm
−
| s-spec 2            =
+
|technology=CMOS
−
| s-spec es          =
+
|word size=64 bit
−
| s-spec qs          = QK0N
+
|core count=4
−
| cpuid               = 406C4
+
|thread count=4
−
 
+
|max cpus=1
−
| microarch           = Airmont
+
|max memory=8 GiB
−
| platform            =
+
|tdp=6 W
−
| core name           = Braswell
+
|temp min=0 °C
−
| core stepping       = D1
+
|temp max=90 °C
−
| process             = 14 nm
+
|packaging=Yes
−
| transistors        =
+
|package=FCBGA1170
−
| technology         = CMOS
+
|package type=FCBGA
−
| die size            =
+
|package size=25mm x 27mm x 1mm
−
| word size           = 64 bit
+
|socket=BGA1170
−
| core count         = 4
+
|socket type=BGA
−
| thread count       = 4
 
−
| max cpus           = 1
 
−
| max memory         = 8 GB
 
−
 
 
−
| electrical          = Yes
 
−
| sdp                =
 
−
| tdp                 = 6 W
 
−
| temp max            = 90 °C
 
−
| temp min            = 0 °C
 
−
 
 
−
| packaging           = Yes
 
−
| package             = FCBGA1170
 
−
| package type       = FCBGA
 
−
| package size       = 25mm x 27mm x 1mm
 
−
| socket             = BGA1170
 
−
| socket type         = BGA
 
 
}}
 
}}
 
The '''{{intel|Celeron}} J3160''' is a {{arch|64}} quad-core [[system on a chip]] designed by Intel and introduced in early 2016. The J3160 is manufactured in [[14 nm process]] based on the {{intel|Airmont}} microarchitecture. This chip operates at 1.6 GHz with turbo mode of up to 2.24 GHz. This SoC incorporates the {{intel|HD Graphics 400}} GPU which has 12 execution units and operates at 320 MHz with up to 700 MHz bursts.
 
The '''{{intel|Celeron}} J3160''' is a {{arch|64}} quad-core [[system on a chip]] designed by Intel and introduced in early 2016. The J3160 is manufactured in [[14 nm process]] based on the {{intel|Airmont}} microarchitecture. This chip operates at 1.6 GHz with turbo mode of up to 2.24 GHz. This SoC incorporates the {{intel|HD Graphics 400}} GPU which has 12 execution units and operates at 320 MHz with up to 700 MHz bursts.
Line 62: Line 46:
 
{{main|intel/microarchitectures/airmont#Memory_Hierarchy|l1=Airmont's Cache}}
 
{{main|intel/microarchitectures/airmont#Memory_Hierarchy|l1=Airmont's Cache}}
 
{{cache info
 
{{cache info
−
|l1i cache=128 KB
+
|l1i cache=128 KiB
−
|l1i break=4x32 KB
+
|l1i break=4x32 KiB
 
|l1i desc=8-way set associative
 
|l1i desc=8-way set associative
 
|l1i extra=(per core)
 
|l1i extra=(per core)
−
|l1d cache=96 KB
+
|l1d cache=96 KiB
−
|l1d break=4x24 KB
+
|l1d break=4x24 KiB
 
|l1d desc=6-way set associative
 
|l1d desc=6-way set associative
 
|l1d extra=(per core)
 
|l1d extra=(per core)
−
|l2 cache=2 MB
+
|l2 cache=2 MiB
−
|l2 break=2x1 MB
+
|l2 break=2x1 MiB
 
|l2 desc=16-way set associative
 
|l2 desc=16-way set associative
 
|l2 extra=(per 2 cores)
 
|l2 extra=(per 2 cores)
Line 96: Line 80:
 
| frequency          = 320 MHz
 
| frequency          = 320 MHz
 
| max frequency      = 700 MHz
 
| max frequency      = 700 MHz
−
| max memory          = 8 GB
+
| max memory          = 8 GiB
 
| output edp          = Yes
 
| output edp          = Yes
 
| output dp          = Yes
 
| output dp          = Yes
Line 135: Line 119:
  
 
== Expansions ==
 
== Expansions ==
−
{{mpu expansions
+
{{expansions
 
| pcie revision      = 2.0
 
| pcie revision      = 2.0
 
| pcie lanes        = 4
 
| pcie lanes        = 4
Line 149: Line 133:
  
 
== Features ==
 
== Features ==
−
{{mpu features
+
{{x86 features
 
| em64t    = Yes
 
| em64t    = Yes
 
| nx        = Yes
 
| nx        = Yes

Latest revision as of 16:41, 27 March 2018

Edit Values
Intel Celeron J3160
General Info
DesignerIntel
ManufacturerIntel
Model NumberJ3160
Part NumberFH8066501715935
S-SpecSR2KS
QK0N (QS)
MarketDesktop
IntroductionJanuary 15, 2016 (announced)
January 15, 2016 (launched)
Release Price$107.00
ShopAmazon
General Specs
FamilyCeleron
SeriesJ3000
LockedYes
Frequency1600 MHz
Turbo FrequencyYes
Turbo Frequency2240 MHz (1 core)
Bus typeIDI
CPUID406C4
Microarchitecture
MicroarchitectureAirmont
Core NameBraswell
Core SteppingD1
Process14 nm
TechnologyCMOS
Word Size64 bit
Cores4
Threads4
Max Memory8 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP6 W
OP Temperature0 °C – 90 °C

The Celeron J3160 is a 64-bit quad-core system on a chip designed by Intel and introduced in early 2016. The J3160 is manufactured in 14 nm process based on the Airmont microarchitecture. This chip operates at 1.6 GHz with turbo mode of up to 2.24 GHz. This SoC incorporates the HD Graphics 400 GPU which has 12 execution units and operates at 320 MHz with up to 700 MHz bursts.

Cache[edit]

Main article: Airmont's Cache
Cache Info [Edit Values]
L1I$ 128 KiB
131,072 B
0.125 MiB
4x32 KiB 8-way set associative (per core)
L1D$ 96 KiB
98,304 B
0.0938 MiB
4x24 KiB 6-way set associative (per core)
L2$ 2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
2x1 MiB 16-way set associative (per 2 cores)
L3$ 0 KiB
0 MiB
0 B
0 GiB
No L3$

Memory controller[edit]

Integrated Memory Controller
Type DDR3L-1600
Controllers 1
Channels 2
ECC Support No
Bandwidth (single) 12,800 MB/s
Bandwidth (dual) 25,600 MB/s
Max memory 8,192 MB

Graphics[edit]

Integrated Graphic Information
GPU HD Graphics 400
Execution Units 12
Displays 3
Frequency 320 MHz
0.32 GHz
320,000 KHz
Max frequency 700 MHz
0.7 GHz
700,000 KHz
Max memory 8 GiB
8,192 MiB
8,388,608 KiB
8,589,934,592 B
Output DisplayPort, Embedded DisplayPort, HDMI
DirectX 11.1
OpenGL 4.2
OpenCL 1.2
DVI 1.4b
HDMI 1.4b
DVI 1.4b
DP 1.1a
eDP 1.4
Max HDMI Res 3840x2160 @30 Hz, 2560x1600 @60 Hz
Max DVI Res 3840x2160 @30 Hz, 2560x1600 @60 Hz
Max DP Res 3840x2160 @30 Hz, 2560x1600 @60 Hz
Max eDP Res 2560x1440 @60 Hz
  • Video decode hardware acceleration including support for H.263, MPEG4, H.264, H.265 (HEVC), VP8, VP9, MVC, MPEG2, VC1, JPEG.
  • Video encode hardware acceleration including support for H.264, H.263, VP8, MVC, JPEG.

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision2.0
Max Lanes4
Configs1x4, 1x2 + 2x1, 4x1
  • USB:
    • USB 3.0: 4 Super Speed (SS) Ports @ 5 Gb/s
    • USB 2.0: 1 High Speed (HS) + 4 Multiplexed with SS Ports @ 5 Gb/s
    • USB HSIC: 2 High Speed Ports @ 480 Mb/s

Features[edit]

Storage[edit]

  • SD Card Interface: v3.0
  • SDIO Interface: v3.0
  • eMMC Interface: v4.5.1
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/celeron/j3160&oldid=75563"
Facts about "Celeron J3160 - Intel"
RDF feed
has featureintegrated gpu +
integrated gpuHD Graphics 400 +
integrated gpu base frequency320 MHz (0.32 GHz, 320,000 KHz) +
integrated gpu max frequency700 MHz (0.7 GHz, 700,000 KHz) +
l1d$ description6-way set associative +
l1d$ size96 KiB (98,304 B, 0.0938 MiB) +
l1i$ description8-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description16-way set associative +
l2$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ descriptionNo L3$ +
l3$ size0 MiB (0 KiB, 0 B, 0 GiB) +