From WikiChip
Difference between revisions of "intel/core i7ee/i7-5960x"
< intel‎ | core i7ee

m (Bot: moving all {{mpu}} to {{chip}})
 
(12 intermediate revisions by 4 users not shown)
Line 1: Line 1:
 
{{intel title|Core i7-5960X Extreme Edition}}
 
{{intel title|Core i7-5960X Extreme Edition}}
−
{{mpu
+
{{chip
 
| name                = Core i7-5960X Extreme Edition
 
| name                = Core i7-5960X Extreme Edition
 
| no image            = Yes
 
| no image            = Yes
Line 6: Line 6:
 
| image size          =  
 
| image size          =  
 
| caption            =  
 
| caption            =  
 +
| designer            = Intel
 
| manufacturer        = Intel
 
| manufacturer        = Intel
 
| model number        = i7-5960X
 
| model number        = i7-5960X
 
| part number        = CM8064801547964
 
| part number        = CM8064801547964
−
| part number 1       = BX80648I75960X
+
| part number 2       = BX80648I75960X
−
| part number 2       = BXC80648I75960X
+
| part number 3       = BXC80648I75960X
 
| market              = Desktop
 
| market              = Desktop
 
| first announced    = August 29, 2014
 
| first announced    = August 29, 2014
Line 38: Line 39:
 
| cpuid              = 306F2
 
| cpuid              = 306F2
  
 +
| isa family          = x86
 +
| isa                = x86-64
 
| microarch          = Haswell
 
| microarch          = Haswell
 
| platform            = X99
 
| platform            = X99
Line 53: Line 56:
 
| thread count        = 16
 
| thread count        = 16
 
| max cpus            = 1
 
| max cpus            = 1
−
| max memory          = 64 GB
+
| max memory          = 64 GiB
 +
 
  
−
| electrical          = Yes
 
 
| tdp                = 140 W
 
| tdp                = 140 W
 
| temp max            = 66.8 °C
 
| temp max            = 66.8 °C
Line 68: Line 71:
 
| socket type        = LGA
 
| socket type        = LGA
 
}}
 
}}
−
The '''Core i7-5960X {{intel|Core i7EE|Extreme Edition}}''' is a {{arch|64}} octa-core top-of-the-line [[MPU]] introduced by [[Intel]] for the enthusiasts market in mid-[[2014]]. The i7-5960X replaces the {{\\|i7-4960X}}, as Intel's flagship microprocessor based on {{intel|Haswell}} microarchitecture - also becoming the first consumer-class octa-core microprocessor. This chip operates at 3 GHz with turbo frequency of up to 3.5 GHz for a single core. The i7-5960X supports up to 64 GB of memory (DDR4). This processor was eventually replaced by {{\\|i7-6950X}}, a {{intel|Broadwell}}-based model.  
+
The '''Core i7-5960X {{intel|Core i7EE|Extreme Edition}}''' is a {{arch|64}} octa-core top-of-the-line [[MPU]] introduced by [[Intel]] for the enthusiasts market in mid-[[2014]]. The i7-5960X replaces the {{\\|i7-4960X}}, as Intel's flagship microprocessor based on {{intel|Haswell}} microarchitecture. This chip operates at 3 GHz with turbo frequency of up to 3.5 GHz for a single core. The i7-5960X supports up to 64 GiB of memory (DDR4). This processor was eventually replaced by {{\\|i7-6950X}}, a {{intel|Broadwell}}-based model.  
  
 
== Cache ==
 
== Cache ==
−
{{main|intel/microarchitectures/haswell#Memory_Hierarchy|l1=Haswell's Cache}}
+
{{main|intel/microarchitectures/haswell#Memory_Hierarchy|l1=Haswell § Cache}}
 
{{cache info
 
{{cache info
−
|l1i cache=256 KB
+
|l1i cache=256 KiB
−
|l1i break=8x32 KB
+
|l1i break=8x32 KiB
 
|l1i desc=8-way set associative
 
|l1i desc=8-way set associative
 
|l1i extra=(per core)
 
|l1i extra=(per core)
−
|l1d cache=256 KB
+
|l1d cache=256 KiB
−
|l1d break=8x32 KB
+
|l1d break=8x32 KiB
 
|l1d desc=8-way set associative
 
|l1d desc=8-way set associative
 
|l1d extra=(per core)
 
|l1d extra=(per core)
−
|l2 cache=2 MB
+
|l2 cache=2 MiB
−
|l2 break=8x256 KB
+
|l2 break=8x256 KiB
 
|l2 desc=8-way set associative
 
|l2 desc=8-way set associative
 
|l2 extra=(per core)
 
|l2 extra=(per core)
−
|l3 cache=20 MB
+
|l3 cache=20 MiB
−
|l3 break=8x2.5
+
|l3 break=8x2.5 MiB
 
|l3 desc=20-way set associative
 
|l3 desc=20-way set associative
 
|l3 extra=(shared)
 
|l3 extra=(shared)
Line 105: Line 108:
 
| bandwidth schan    =  
 
| bandwidth schan    =  
 
| bandwidth dchan    =  
 
| bandwidth dchan    =  
−
| max memory        = 64 GB
+
| max memory        = 64 GiB
 
}}
 
}}
  
 
== Expansions ==
 
== Expansions ==
−
{{mpu expansions
+
{{expansions
 
| pcie revision      = 3.00
 
| pcie revision      = 3.00
 
| pcie lanes        = 40
 
| pcie lanes        = 40
Line 126: Line 129:
  
 
== Features ==
 
== Features ==
−
{{mpu features
+
{{x86 features
 
| em64t      = Yes
 
| em64t      = Yes
 
| nx          = Yes
 
| nx          = Yes

Latest revision as of 16:24, 13 December 2017

Edit Values
Core i7-5960X Extreme Edition
General Info
DesignerIntel
ManufacturerIntel
Model Numberi7-5960X
Part NumberCM8064801547964,
BX80648I75960X,
BXC80648I75960X
S-SpecSR20Q
QFRA (QS)
MarketDesktop
IntroductionAugust 29, 2014 (announced)
August 29, 2014 (launched)
ShopAmazon
General Specs
FamilyCore i7EE
Seriesi7-5900
LockedNo
Frequency3000 MHz
Turbo FrequencyYes
Turbo Frequency3500 MHz (1 core),
3500 MHz (2 cores),
3300 MHz (3 cores),
3300 MHz (4 cores),
3300 MHz (5 cores),
3300 MHz (6 cores),
3300 MHz (7 cores),
3300 MHz (8 cores)
Bus typeDMI 2.0
Bus rate5 GT/s
Clock multiplier30
CPUID306F2
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureHaswell
PlatformX99
Core NameHaswell E
Core SteppingM0, R2
Process22 nm
Transistors2,600,000,000
TechnologyCMOS
Die355.52 mm²
20.2 mm × 17.6 mm
Word Size64 bit
Cores8
Threads16
Max Memory64 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP140 W
OP Temperature0 °C – 66.8 °C

The Core i7-5960X Extreme Edition is a 64-bit octa-core top-of-the-line MPU introduced by Intel for the enthusiasts market in mid-2014. The i7-5960X replaces the i7-4960X, as Intel's flagship microprocessor based on Haswell microarchitecture. This chip operates at 3 GHz with turbo frequency of up to 3.5 GHz for a single core. The i7-5960X supports up to 64 GiB of memory (DDR4). This processor was eventually replaced by i7-6950X, a Broadwell-based model.

Cache[edit]

Main article: Haswell § Cache
Cache Info [Edit Values]
L1I$ 256 KiB
262,144 B
0.25 MiB
8x32 KiB 8-way set associative (per core)
L1D$ 256 KiB
262,144 B
0.25 MiB
8x32 KiB 8-way set associative (per core)
L2$ 2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
8x256 KiB 8-way set associative (per core)
L3$ 20 MiB
20,480 KiB
20,971,520 B
0.0195 GiB
8x2.5 MiB 20-way set associative (shared)

Graphics[edit]

This SoC has no integrated graphics processing unit.

Memory controller[edit]

Integrated Memory Controller
Type DDR4-1600, DDR4-1866, DDR4-2133
Controllers 1
Channels 4
ECC Support No
Max bandwidth 68 GB/s
Max memory 64 GiB

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.00
Max Lanes40
Configsx1, x4, x8, x16


Features[edit]

Die Shot[edit]

  • 2,600,000,000 transistors
  • 355.52 mm2
  • 17.6 mm x 20.2 mm
haswell (octa-core) die shot.png
haswell (octa-core) die shot (annotated).png

See also[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_i7ee/i7-5960x&oldid=70823"
Facts about "Core i7-5960X Extreme Edition - Intel"
RDF feed
l1d$ description8-way set associative +
l1i$ description8-way set associative +
l2$ description8-way set associative +
l3$ description20-way set associative +