Difference between revisions of "intel/core i7ee/i7-5960x"

	Edit Values
	Core i7-5960X Extreme Edition
	General Info
Designer	Intel
Manufacturer	Intel
Model Number	i7-5960X
Part Number	CM8064801547964,; BX80648I75960X,; BXC80648I75960X
S-Spec	SR20Q; QFRA (QS)
Market	Desktop
Introduction	August 29, 2014 (announced); August 29, 2014 (launched)
Shop	Amazon
	General Specs
Family	Core i7EE
Series	i7-5900
Locked	No
Frequency	3000 MHz
Turbo Frequency	Yes
Turbo Frequency	3500 MHz (1 core),; 3500 MHz (2 cores),; 3300 MHz (3 cores),; 3300 MHz (4 cores),; 3300 MHz (5 cores),; 3300 MHz (6 cores),; 3300 MHz (7 cores),; 3300 MHz (8 cores)
Bus type	DMI 2.0
Bus rate	5 GT/s
Clock multiplier	30
CPUID	306F2
	Microarchitecture
ISA	x86-64 (x86)
Microarchitecture	Haswell
Platform	X99
Core Name	Haswell E
Core Stepping	M0, R2
Process	22 nm
Transistors	2,600,000,000
Technology	CMOS
Die	355.52 mm²; 20.2 mm × 17.6 mm
Word Size	64 bit
Cores	8
Threads	16
Max Memory	64 GiB
	Multiprocessing
Max SMP	1-Way (Uniprocessor)
	Electrical
TDP	140 W
OP Temperature	0 °C – 66.8 °C

Latest revision as of 15:24, 13 December 2017

The Core i7-5960X Extreme Edition is a 64-bit octa-core top-of-the-line MPU introduced by Intel for the enthusiasts market in mid-2014. The i7-5960X replaces the i7-4960X, as Intel's flagship microprocessor based on Haswell microarchitecture. This chip operates at 3 GHz with turbo frequency of up to 3.5 GHz for a single core. The i7-5960X supports up to 64 GiB of memory (DDR4). This processor was eventually replaced by i7-6950X, a Broadwell-based model.

Cache[edit]

Main article: Haswell § Cache

Cache Info [Edit Values]
L1I$	256 KiB 262,144 B 0.25 MiB	8x32 KiB 8-way set associative (per core)
L1D$	256 KiB 262,144 B 0.25 MiB	8x32 KiB 8-way set associative (per core)
L2$	2 MiB 2,048 KiB 2,097,152 B 0.00195 GiB	8x256 KiB 8-way set associative (per core)
L3$	20 MiB 20,480 KiB 20,971,520 B 0.0195 GiB	8x2.5 MiB 20-way set associative (shared)

Graphics[edit]

This SoC has no integrated graphics processing unit.

Memory controller[edit]

Integrated Memory Controller
Type	DDR4-1600, DDR4-1866, DDR4-2133
Controllers	1
Channels	4
ECC Support	No
Max bandwidth	68 GB/s
Max memory	64 GiB

Expansions[edit]

[Edit/Modify Expansions Info]

Expansion Options

PCIe

Revision	3.00
Max Lanes	40
Configs	x1, x4, x8, x16

Features[edit]

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

MMX	MMX Extension
SSE	Streaming SIMD Extensions
SSE2	Streaming SIMD Extensions 2
SSE3	Streaming SIMD Extensions 3
SSSE3	Supplemental SSE3
AVX	Advanced Vector Extensions
AVX2	Advanced Vector Extensions 2
BMI1	Bit Manipulation Instruction Set 1
BMI2	Bit Manipulation Instruction Set 2
FMA3	3-Operand Fused-Multiply-Add
AES	AES Encryption Instructions
F16C	16-bit Floating Point Conversion

NX	No-eXecute
HT	Hyper-Threading
TBT 2.0	Turbo Boost Technology 2.0
EIST	Enhanced SpeedStep Technology
EPT	Extended Page Tables (SLAT)

Die Shot[edit]

2,600,000,000 transistors
355.52 mm²
17.6 mm x 20.2 mm

@@ Line 1: / Line 1: @@
 {{intel title|Core i7-5960X Extreme Edition}}
-{{mpu
+{{chip
 | name                = Core i7-5960X Extreme Edition
 | no image            = Yes
@@ Line 6: / Line 6: @@
 | image size          =
 | caption             =
+| designer            = Intel
 | manufacturer        = Intel
 | model number        = i7-5960X
 | part number         = CM8064801547964
-| part number 1       = BX80648I75960X
+| part number 2       = BX80648I75960X
-| part number 2       = BXC80648I75960X
+| part number 3       = BXC80648I75960X
 | market              = Desktop
 | first announced     = August 29, 2014
@@ Line 38: / Line 39: @@
 | cpuid               = 306F2
+| isa family          = x86
+| isa                 = x86-64
 | microarch           = Haswell
 | platform            = X99
@@ Line 47: / Line 50: @@
 | technology          = CMOS
 | die area            = 355.52 mm²
-| die width           = 15.0 mm
+| die width           = 17.6 mm
-| die length          = 17.1 mm
+| die length          = 20.2 mm
 | word size           = 64 bit
 | core count          = 8
 | thread count        = 16
 | max cpus            = 1
-| max memory          = 64 GB
+| max memory          = 64 GiB
-| electrical          = Yes
 | tdp                 = 140 W
 | temp max            = 66.8 °C
@@ Line 68: / Line 71: @@
 | socket type         = LGA
 }}
-The '''Core i7-5960X {{intel|Core i7EE|Extreme Edition}}''' is a {{arch|64}} octa-core top-of-the-line [[MPU]] introduced by [[Intel]] for the enthusiasts market. The i7-5960X replaces the {{\\|i7-4960X}}, as Intel's flagship microprocessor based on {{intel|Haswell}} microarchitecture - also becoming the first consumer-class octa-core microprocessor. This chip operates at 3 GHz with turbo frequency of up to 3.5 GHz for a single core. The i7-5960X supports up to 64 GB of memory (DDR4).
+The '''Core i7-5960X {{intel|Core i7EE|Extreme Edition}}''' is a {{arch|64}} octa-core top-of-the-line [[MPU]] introduced by [[Intel]] for the enthusiasts market in mid-[[2014]]. The i7-5960X replaces the {{\\|i7-4960X}}, as Intel's flagship microprocessor based on {{intel|Haswell}} microarchitecture. This chip operates at 3 GHz with turbo frequency of up to 3.5 GHz for a single core. The i7-5960X supports up to 64 GiB of memory (DDR4). This processor was eventually replaced by {{\\|i7-6950X}}, a {{intel|Broadwell}}-based model.
 == Cache ==
-{{main|intel/microarchitectures/haswell#Memory_Hierarchy|l1=Haswell's Cache}}
+{{main|intel/microarchitectures/haswell#Memory_Hierarchy|l1=Haswell § Cache}}
 {{cache info
-|l1i cache=256 KB
+|l1i cache=256 KiB
-|l1i break=8x32 KB
+|l1i break=8x32 KiB
 |l1i desc=8-way set associative
 |l1i extra=(per core)
-|l1d cache=256 KB
+|l1d cache=256 KiB
-|l1d break=8x32 KB
+|l1d break=8x32 KiB
 |l1d desc=8-way set associative
 |l1d extra=(per core)
-|l2 cache=2 MB
+|l2 cache=2 MiB
-|l2 break=8x256 KB
+|l2 break=8x256 KiB
 |l2 desc=8-way set associative
 |l2 extra=(per core)
-|l3 cache=20 MB
+|l3 cache=20 MiB
-|l3 break=8x2.5
+|l3 break=8x2.5 MiB
 |l3 desc=20-way set associative
 |l3 extra=(shared)
@@ Line 105: / Line 108: @@
 | bandwidth schan    =
 | bandwidth dchan    =
-| max memory         = 64 GB
+| max memory         = 64 GiB
 }}
 == Expansions ==
-{{mpu expansions
+{{expansions
 | pcie revision      = 3.00
 | pcie lanes         = 40
@@ Line 126: / Line 129: @@
 == Features ==
-{{mpu features
+{{x86 features
 | em64t       = Yes
 | nx          = Yes
@@ Line 163: / Line 166: @@
 * 2,600,000,000 transistors
 * 355.52 mm<sup>2</sup>
-* 15.0 mm x 17.1 mm
+* 17.6 mm x 20.2 mm
 :[[File:haswell (octa-core) die shot.png|650px]]

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Core i7-5960X Extreme Edition - Intel#io +
base frequency	3,000 MHz (3 GHz, 3,000,000 kHz) +
bus rate	5,000 MT/s (5 GT/s, 5,000,000 kT/s) +
bus type	DMI 2.0 +
clock multiplier	30 +
core count	8 +
core name	Haswell E +
core stepping	M0 + and R2 +
cpuid	306F2 +
designer	Intel +
die area	355.52 mm² (0.551 in², 3.555 cm², 355,520,000 µm²) +
die length	20.2 mm (2.02 cm, 0.795 in, 20,200 µm) +
die width	17.6 mm (1.76 cm, 0.693 in, 17,600 µm) +
family	Core i7EE +
first announced	August 29, 2014 +
first launched	August 29, 2014 +
full page name	intel/core i7ee/i7-5960x +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has extended page tables support	true +
has feature	Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology + and Extended Page Tables +
has intel enhanced speedstep technology	true +
has intel turbo boost technology 2 0	true +
has locked clock multiplier	false +
has second level address translation support	true +
has simultaneous multithreading	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
isa	x86-64 +
isa family	x86 +
l1d$ description	8-way set associative +
l1d$ size	256 KiB (262,144 B, 0.25 MiB) +
l1i$ description	8-way set associative +
l1i$ size	256 KiB (262,144 B, 0.25 MiB) +
l2$ description	8-way set associative +
l2$ size	2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ description	20-way set associative +
l3$ size	20 MiB (20,480 KiB, 20,971,520 B, 0.0195 GiB) +
ldate	August 29, 2014 +
manufacturer	Intel +
market segment	Desktop +
max cpu count	1 +
max memory	65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) +
max operating temperature	66.8 °C +
max pcie lanes	40 +
microarchitecture	Haswell +
min operating temperature	0 °C +
model number	i7-5960X +
name	Core i7-5960X Extreme Edition +
part number	CM8064801547964 +, BXC80648I75960X + and BX80648I75960X +
platform	X99 +
process	22 nm (0.022 μm, 2.2e-5 mm) +
s-spec	SR20Q +
s-spec (qs)	QFRA +
series	i7-5900 +
smp max ways	1 +
tdp	140 W (140,000 mW, 0.188 hp, 0.14 kW) +
technology	CMOS +
thread count	16 +
transistor count	2,600,000,000 +
turbo frequency (1 core)	3,500 MHz (3.5 GHz, 3,500,000 kHz) +
turbo frequency (2 cores)	3,500 MHz (3.5 GHz, 3,500,000 kHz) +
turbo frequency (3 cores)	3,300 MHz (3.3 GHz, 3,300,000 kHz) +
turbo frequency (4 cores)	3,300 MHz (3.3 GHz, 3,300,000 kHz) +
turbo frequency (5 cores)	3,300 MHz (3.3 GHz, 3,300,000 kHz) +
turbo frequency (6 cores)	3,300 MHz (3.3 GHz, 3,300,000 kHz) +
turbo frequency (7 cores)	3,300 MHz (3.3 GHz, 3,300,000 kHz) +
turbo frequency (8 cores)	3,300 MHz (3.3 GHz, 3,300,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas