From WikiChip
Difference between revisions of "amd/k6-iii-p/amd-k6-iii-450ack"
< amd

 
(6 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{amd title|AMD-K6-III/450ACK}}
 
{{amd title|AMD-K6-III/450ACK}}
−
{{mpu
+
{{chip
 
| name                = AMD-K6-III/450ACK
 
| name                = AMD-K6-III/450ACK
 
| no image            = No
 
| no image            = No
Line 10: Line 10:
 
| model number        = AMD-K6-III/450ACK
 
| model number        = AMD-K6-III/450ACK
 
| part number        = AMD-K6-III/450ACK
 
| part number        = AMD-K6-III/450ACK
−
| part number 1      =
 
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              = Mobile
 
| market              = Mobile
 
| first announced    = September 20, 1999
 
| first announced    = September 20, 1999
Line 44: Line 44:
 
| thread count        = 1
 
| thread count        = 1
 
| max cpus            = 1
 
| max cpus            = 1
−
| max memory          = 4 GB
+
| max memory          = 4 GiB
 +
 
  
−
| electrical          = Yes
 
 
| power              = 16 W
 
| power              = 16 W
 
| v core              = 2.0 V
 
| v core              = 2.0 V
Line 80: Line 80:
 
== Cache ==
 
== Cache ==
 
{{main|amd/microarchitectures/k6-iii#Memory_Hierarchy|l1=K6-III § Cache}}
 
{{main|amd/microarchitectures/k6-iii#Memory_Hierarchy|l1=K6-III § Cache}}
−
[[L3$]] can be 512 KB to 2 MB, depending on manufacturer and [[motherboard]] model. L3$ is off-chip. L2$ operated at full core speed.
+
[[L3$]] can be 512 KiB to 2 MiB, depending on manufacturer and [[motherboard]] model. L3$ is off-chip. L2$ operated at full core speed.
 
{{cache info
 
{{cache info
−
|l1i cache=32 KB
+
|l1i cache=32 KiB
−
|l1i break=1x32 KB
+
|l1i break=1x32 KiB
 
|l1i desc=2-way set associative
 
|l1i desc=2-way set associative
 
|l1i extra=
 
|l1i extra=
−
|l1d cache=32 KB
+
|l1d cache=32 KiB
−
|l1d break=1x32 KB
+
|l1d break=1x32 KiB
 
|l1d desc=2-way set associative
 
|l1d desc=2-way set associative
 
|l1d extra=
 
|l1d extra=
−
|l2 cache=256 KB
+
|l2 cache=256 KiB
−
|l2 break=1x256
+
|l2 break=1x256 KiB
 
|l2 desc=4-way set associative
 
|l2 desc=4-way set associative
 
|l2 extra=(shared)
 
|l2 extra=(shared)
Line 104: Line 104:
  
 
== Features ==
 
== Features ==
−
{{mpu features
+
{{x86 features
−
| mmx         = Yes
+
|real=No
−
| emmx       = Yes
+
|protected=No
−
| 3dnow       = Yes
+
|smm=No
−
| e3dnow     = Yes
+
|fpu=No
 +
|x8616=No
 +
|x8632=No
 +
|x8664=No
 +
|nx=No
 +
|mmx=Yes
 +
|emmx=No
 +
|sse=No
 +
|sse2=No
 +
|sse3=No
 +
|ssse3=No
 +
|sse41=No
 +
|sse42=No
 +
|sse4a=No
 +
|avx=No
 +
|avx2=No
 +
|avx512f=No
 +
|avx512cd=No
 +
|avx512er=No
 +
|avx512pf=No
 +
|avx512bw=No
 +
|avx512dq=No
 +
|avx512vl=No
 +
|avx512ifma=No
 +
|avx512vbmi=No
 +
|avx5124fmaps=No
 +
|avx5124vnniw=No
 +
|avx512vpopcntdq=No
 +
|abm=No
 +
|tbm=No
 +
|bmi1=No
 +
|bmi2=No
 +
|fma3=No
 +
|fma4=No
 +
|aes=No
 +
|rdrand=No
 +
|sha=No
 +
|xop=No
 +
|adx=No
 +
|clmul=No
 +
|f16c=No
 +
|tbt1=No
 +
|tbt2=No
 +
|tbmt3=No
 +
|bpt=No
 +
|eist=No
 +
|sst=No
 +
|flex=No
 +
|fastmem=No
 +
|ivmd=No
 +
|intelnodecontroller=No
 +
|intelnode=No
 +
|kpt=No
 +
|ptt=No
 +
|intelrunsure=No
 +
|mbe=No
 +
|isrt=No
 +
|sba=No
 +
|mwt=No
 +
|sipp=No
 +
|att=No
 +
|ipt=No
 +
|tsx=No
 +
|txt=No
 +
|ht=No
 +
|vpro=No
 +
|vtx=No
 +
|vtd=No
 +
|ept=No
 +
|mpx=No
 +
|sgx=No
 +
|securekey=No
 +
|osguard=No
 +
|intqat=No
 +
|3dnow=Yes
 +
|e3dnow=Yes
 +
|smartmp=No
 +
|powernow=No
 +
|amdvi=No
 +
|amdv=No
 +
|amdsme=No
 +
|amdtsme=No
 +
|amdsev=No
 +
|rvi=No
 +
|smt=No
 +
|sensemi=No
 +
|xfr=No
 +
|xfr2=No
 +
|mxfr=No
 +
|amdpb=No
 +
|amdpb2=No
 +
|amdpbod=No
 
}}
 
}}
 
* Auto-power down state
 
* Auto-power down state
 
* Stop clock state
 
* Stop clock state
 
* Halt state
 
* Halt state

Latest revision as of 18:10, 27 October 2018

Edit Values
AMD-K6-III/450ACK
General Info
DesignerAMD
ManufacturerAMD
Model NumberAMD-K6-III/450ACK
Part NumberAMD-K6-III/450ACK
MarketMobile
IntroductionSeptember 20, 1999 (announced)
September 20, 1999 (launched)
ShopAmazon
General Specs
FamilyK6-III-P
SeriesK6-III Mobile
Frequency449.99 MHz
Bus typeFSB
Bus speed99.99 MHz
Bus rate99.99 MT/s
Clock multiplier4.5
CPUID591
Microarchitecture
MicroarchitectureK6-III
PlatformSuper 7
Core NameSharptooth
Core Family5
Core Model9
Core Stepping1
Process0.25 µm
Transistors21,300,000
TechnologyCMOS
Die118 mm²
Word Size32 bit
Cores1
Threads1
Max Memory4 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Power dissipation16 W
Vcore2.0 V ± 0.1 V
VI/O3.3675 V ± 7%
Tcase0 °C – 80 °C
Tstorage-65 °C – 150 °C

AMD-K6-III/450ACK is a 32-bit x86 mobile microprocessor designed by AMD and introduced in late 1999. This MPU which was manufactured on a 0.25 µm process, based on K6-III microarchitecture, operated at 450 MHz with a bus of 100 MHz. This MPU dissipated a maximum of 16 W with a typical power dissipation of 12.6 W.

Cache[edit]

Main article: K6-III § Cache

L3$ can be 512 KiB to 2 MiB, depending on manufacturer and motherboard model. L3$ is off-chip. L2$ operated at full core speed.

Cache Info [Edit Values]
L1I$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative
L1D$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative
L2$ 256 KiB
0.25 MiB
262,144 B
2.441406e-4 GiB
1x256 KiB 4-way set associative (shared)

Graphics[edit]

This SoC has no integrated graphics processing unit.

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
3DNow!3DNow! Extension
E3DNow!Extended 3DNow! Extension
  • Auto-power down state
  • Stop clock state
  • Halt state
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/k6-iii-p/amd-k6-iii-450ack&oldid=83739"
Facts about "AMD-K6-III/450ACK - AMD"
RDF feed
base frequency449.99 MHz (0.45 GHz, 449,990 kHz) +
bus rate99.99 MT/s (0.1 GT/s, 99,990 kT/s) +
bus speed99.99 MHz (0.1 GHz, 99,990 kHz) +
bus typeFSB +
clock multiplier4.5 +
core count1 +
core family5 +
core model9 +
core nameSharptooth +
core stepping1 +
core voltage2 V (20 dV, 200 cV, 2,000 mV) +
core voltage tolerance0.1 V +
cpuid591 +
designerAMD +
die area118 mm² (0.183 in², 1.18 cm², 118,000,000 µm²) +
familyK6-III-P +
first announcedSeptember 20, 1999 +
first launchedSeptember 20, 1999 +
full page nameamd/k6-iii-p/amd-k6-iii-450ack +
instance ofmicroprocessor +
io voltage3.368 V (33.675 dV, 336.75 cV, 3,367.5 mV) +
io voltage tolerance7% +
l1d$ description2-way set associative +
l1d$ size32 KiB (32,768 B, 0.0313 MiB) +
l1i$ description2-way set associative +
l1i$ size32 KiB (32,768 B, 0.0313 MiB) +
l2$ description4-way set associative +
l2$ size0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) +
ldateSeptember 20, 1999 +
manufacturerAMD +
market segmentMobile +
max case temperature353.15 K (80 °C, 176 °F, 635.67 °R) +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max storage temperature423.15 K (150 °C, 302 °F, 761.67 °R) +
microarchitectureK6-III +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature208.15 K (-65 °C, -85 °F, 374.67 °R) +
model numberAMD-K6-III/450ACK +
nameAMD-K6-III/450ACK +
part numberAMD-K6-III/450ACK +
platformSuper 7 +
power dissipation16 W (16,000 mW, 0.0215 hp, 0.016 kW) +
process250 nm (0.25 μm, 2.5e-4 mm) +
seriesK6-III Mobile +
smp max ways1 +
technologyCMOS +
thread count1 +
transistor count21,300,000 +
word size32 bit (4 octets, 8 nibbles) +