From WikiChip
Difference between revisions of "intel/celeron/j3355"
< intel‎ | celeron

(temp)
 
(10 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{intel title|Celeron J3355}}
 
{{intel title|Celeron J3355}}
−
{{mpu
+
{{chip
 
| name                = Celeron J3355
 
| name                = Celeron J3355
 
| no image            = Yes
 
| no image            = Yes
Line 7: Line 7:
 
| model number        = J3355
 
| model number        = J3355
 
| part number        = FH8066802986000
 
| part number        = FH8066802986000
−
| part number 1      =
 
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              = Desktop
 
| market              = Desktop
 
| first announced    = August 30, 2016
 
| first announced    = August 30, 2016
Line 15: Line 15:
 
| last order          =  
 
| last order          =  
 
| last shipment      =  
 
| last shipment      =  
 +
| release price      = $107.00
  
 
| family              = Celeron
 
| family              = Celeron
Line 32: Line 33:
 
| cpuid              =  
 
| cpuid              =  
  
 +
| isa family          = x86
 +
| isa                = x86-64
 
| microarch          = Goldmont
 
| microarch          = Goldmont
 
| platform            =  
 
| platform            =  
Line 44: Line 47:
 
| thread count        = 2
 
| thread count        = 2
 
| max cpus            = 1
 
| max cpus            = 1
−
| max memory          = 8 GB
+
| max memory          = 8 GiB
 +
 
  
−
| electrical          = Yes
 
 
| power              =  
 
| power              =  
 
| v core              =  
 
| v core              =  
Line 79: Line 82:
  
 
== Cache ==
 
== Cache ==
−
{{main|intel/microarchitectures/goldmont#Memory_Hierarchy|l1=Goldmont's Cache}}
+
{{main|intel/microarchitectures/goldmont#Memory_Hierarchy|l1=Goldmont § Cache}}
 
{{cache info
 
{{cache info
−
|l1i cache=64 KB
+
|l1i cache=64 KiB
−
|l1i break=2x32 KB
+
|l1i break=2x32 KiB
 
|l1i desc=8-way set associative
 
|l1i desc=8-way set associative
 
|l1i extra=(per core)
 
|l1i extra=(per core)
−
|l1d cache=48 KB
+
|l1d cache=48 KiB
−
|l1d break=4x24 KB
+
|l1d break=2x24 KiB
 
|l1d desc=6-way set associative
 
|l1d desc=6-way set associative
 
|l1d extra=(per core)
 
|l1d extra=(per core)
−
|l2 cache=1 MB
+
|l2 cache=1 MiB
−
|l2 break=1x1 MB
+
|l2 break=1x1 MiB
 
|l2 desc=16-way set associative
 
|l2 desc=16-way set associative
 
|l2 extra=(per 2 cores)
 
|l2 extra=(per 2 cores)
−
|l3 cache=0 KB
+
|l3 cache=0 KiB
 
|l3 desc=No L3$
 
|l3 desc=No L3$
 
}}
 
}}
Line 124: Line 127:
 
| frequency          = 250 MHz
 
| frequency          = 250 MHz
 
| max frequency      = 700 MHz
 
| max frequency      = 700 MHz
−
| max memory          = 8 GB
+
| max memory          = 8 GiB
  
 
| output crt          =  
 
| output crt          =  
Line 171: Line 174:
  
 
== Expansions ==
 
== Expansions ==
−
{{mpu expansions
+
{{expansions
 
| pcie revision      = 2.0
 
| pcie revision      = 2.0
 
| pcie lanes        = 6
 
| pcie lanes        = 6
Line 195: Line 198:
  
 
== Features ==  
 
== Features ==  
−
{{mpu features
+
{{x86 features
 
| em64t      = Yes
 
| em64t      = Yes
 
| nx          = Yes
 
| nx          = Yes

Latest revision as of 12:32, 9 May 2018

Edit Values
Celeron J3355
General Info
DesignerIntel
ManufacturerIntel
Model NumberJ3355
Part NumberFH8066802986000
S-SpecSR2Z8
MarketDesktop
IntroductionAugust 30, 2016 (announced)
August 30, 2016 (launched)
Release Price$107.00
ShopAmazon
General Specs
FamilyCeleron
SeriesJ Series
LockedYes
Frequency2000 MHz
Turbo FrequencyYes
Turbo Frequency2500 MHz (1 core)
Clock multiplier20
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureGoldmont
Core NameApollo Lake
Core SteppingB1
Process14 nm
TechnologyCMOS
Word Size64 bit
Cores2
Threads2
Max Memory8 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP10 W
Tjunction0 °C – 105 °C
Tstorage-25 °C – 125 °C

Celeron J3355 is a dual-core 64-bit x86 desktop microprocessor introduced by Intel in 2016. The processor is based on Goldmont microarchitecture and is manufactured on a 14 nm process. The chip operates at 2 GHz with burst frequency of 2.5 GHz and has a TDP of 10 W. This MPU incorporates Intel's HD Graphics 500 GPU operating at 250 MHz with a burst frequency of 700 MHz.

Cache[edit]

Main article: Goldmont § Cache
Cache Info [Edit Values]
L1I$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB 8-way set associative (per core)
L1D$ 48 KiB
49,152 B
0.0469 MiB
2x24 KiB 6-way set associative (per core)
L2$ 1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
1x1 MiB 16-way set associative (per 2 cores)
L3$ 0 KiB
0 MiB
0 B
0 GiB
No L3$

Memory controller[edit]

Integrated Memory Controller
Type LPDDR3-1333, LPDDR3-1600, LPDDR3-2400, DDR3L-1333, DDR3L-1600, DDR3L-1867, LPDDR4-1600, LPDDR4-2133, LPDDR4-2400
Controllers 1
Channels 2
ECC Support No
Bandwidth (single) 19,200 MB/s
Bandwidth (dual) 38,400 MB/s
Max memory 8,192 MB

Graphics[edit]

Integrated Graphic Information
GPU HD Graphics 500
Device ID 0x5A85
Execution Units 12
Displays 3
Frequency 250 MHz
0.25 GHz
250,000 KHz
Max frequency 700 MHz
0.7 GHz
700,000 KHz
Max memory 8 GiB
8,192 MiB
8,388,608 KiB
8,589,934,592 B
Output DisplayPort, Embedded DisplayPort, HDMI, DSI
DirectX 12
OpenGL 4.3
OpenCL 1.2
OpenGL ES 3.0
HDMI 1.4b
DP 1.2
eDP 1.3
Max HDMI Res 3840x2160 @30 Hz
Max DSI Res 2560x1600 @60 Hz
Max DP Res 4096x2160 @60 Hz
Max eDP Res 3840x2160 @60 Hz
Intel Quick Sync Video
Intel Clear Video
  • Video decode hardware acceleration including support for HEVC (H.265), H.264, MVC, VP8, VP9, MPEG2, VC-1, WMV9, JPEG/MJPEG.
  • Video encode hardware acceleration including support for HEVC (H.265), H.264, MVC, VP8, VP9, JPEG/MJPEG.

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision2.0
Max Lanes6
Configs4x1, 2x1 + 1x2 + 1x2
USB
Revision2.0, 3.0
Ports8
UART
SATA
Revision3.0
Ports3
GP I/OYes


  • 2x USB 2.0 ports
  • 6x USB 3.0 ports
    • 1x USB Dual Role
    • 1x Dedicated Port
    • 3x multiplexed with PCIe 2.0
    • 1x multiplexed with SATA 3.0

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
AESAES Encryption Instructions
NXNo-eXecute
BPTBurst Performance Technology
EISTEnhanced SpeedStep Technology
TXTTrusted Execution Technology (SMX)
EPTExtended Page Tables (SLAT)
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/celeron/j3355&oldid=77752"
Facts about "Celeron J3355 - Intel"
RDF feed
device id0x5A85 +
has featureintegrated gpu +
integrated gpuHD Graphics 500 +
integrated gpu base frequency250 MHz (0.25 GHz, 250,000 KHz) +
integrated gpu max frequency700 MHz (0.7 GHz, 700,000 KHz) +
l1d$ description6-way set associative +
l1i$ description8-way set associative +
l2$ description16-way set associative +
l3$ descriptionNo L3$ +