From WikiChip
Difference between revisions of "ambric/am2000/am2016"
< ambric‎ | am2000

m (Bot: switching template from {{mpu}} to a more generic {{chip}})
 
(5 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
{{ambric title|Am2016}}
 
{{ambric title|Am2016}}
{{mpu
+
{{chip
 
| name                = Am2016
 
| name                = Am2016
 
| no image            = Yes
 
| no image            = Yes
Line 21: Line 21:
 
| frequency          = 350 MHz
 
| frequency          = 350 MHz
 
| bus type            =  
 
| bus type            =  
| bus speed          =  
+
| bus speed          = 100 MHz
 
| bus rate            =  
 
| bus rate            =  
| clock multiplier    =  
+
| clock multiplier    = 3.5
  
 
| microarch          = Ambric  
 
| microarch          = Ambric  
Line 40: Line 40:
 
| thread count        =  
 
| thread count        =  
 
| max cpus            =  
 
| max cpus            =  
| max memory          =  
+
| max memory          = 4 GiB
  
 
| electrical          =  
 
| electrical          =  
Line 72: Line 72:
 
| socket 0 type      =  
 
| socket 0 type      =  
 
}}
 
}}
 +
'''Am2016''' was an [[MPPA]] introduced in late 2007 by [[Ambric]]. This model was made of roughly {{ambric|am2000#Architecture|16 Brics}} arranged as a grid, making up a total of 120 {{arch|32}} [[RICS]]-like cores operating asynchronously at 1-350 MHz.
 +
 +
== Architecture ==
 +
{{main|ambric/am2000#Architecture|l1=Am2000 § Architecture}}
 +
The Am2016 is made of 16 homogeneous 'Brics' laid out in a grid to form 120 cores.
 +
 +
General layout:
 +
* 16x Brics
 +
** 2x Computer Unit (CU)
 +
*** 2x SRD {{arch|32}} CPU
 +
*** 2x RD {{arch|32}} CPU
 +
** 2x [[RAM]] Unit (RU)
 +
*** 4x 2 KB [[SRAM]] bank
 +
 +
== Memory controller ==
 +
{{integrated memory controller
 +
| type              = DDR2-400
 +
| controllers        = 2
 +
| channels          = 1
 +
| ecc support        =
 +
| max bandwidth      =
 +
| bandwidth schan    =
 +
| bandwidth dchan    =
 +
| max memory        = 4 GiB
 +
}}
 +
 +
== Expansions ==
 +
* [[has feature::PCIe]]
 +
* [[has feature::JTAG]]
 +
* 128x [[has feature::GPIO]] @ 100 MHz
 +
* [[has feature::serial flash]]

Latest revision as of 14:16, 13 December 2017

Edit Values
Am2016
General Info
DesignerAmbric
Model NumberAm2016
Part NumberAm2016
MarketEmbedded
IntroductionNovember 15, 2007 (announced)
November 15, 2007 (launched)
End-of-life2012 (last order)
2012 (last shipment)
General Specs
FamilyAm2000
SeriesGen 2
LockedNo
Frequency350 MHz
Bus speed100 MHz
Clock multiplier3.5
Microarchitecture
MicroarchitectureAmbric
Process130 nm
TechnologyCMOS
Word Size32 bit
Cores120
Max Memory4 GiB

Am2016 was an MPPA introduced in late 2007 by Ambric. This model was made of roughly 16 Brics arranged as a grid, making up a total of 120 32-bit RICS-like cores operating asynchronously at 1-350 MHz.

Architecture[edit]

Main article: Am2000 § Architecture

The Am2016 is made of 16 homogeneous 'Brics' laid out in a grid to form 120 cores.

General layout:

  • 16x Brics

Memory controller[edit]

Integrated Memory Controller
Type DDR2-400
Controllers 2
Channels 1
Max memory 4 GiB

Expansions[edit]

  • PCIe
  • JTAG
  • 128x GPIO @ 100 MHz
  • serial flash
Facts about "Am2016 - Ambric"
base frequency350 MHz (0.35 GHz, 350,000 kHz) +
bus speed100 MHz (0.1 GHz, 100,000 kHz) +
clock multiplier3.5 +
core count120 +
designerAmbric +
familyAm2000 +
first announcedNovember 15, 2007 +
first launchedNovember 15, 2007 +
full page nameambric/am2000/am2016 +
has featurePCIe +, JTAG +, GPIO + and serial flash +
has locked clock multiplierfalse +
instance ofmicroprocessor +
last order2012 +
last shipment2012 +
ldateNovember 15, 2007 +
market segmentEmbedded +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
microarchitectureAmbric +
model numberAm2016 +
nameAm2016 +
part numberAm2016 +
process130 nm (0.13 μm, 1.3e-4 mm) +
seriesGen 2 +
technologyCMOS +
word size32 bit (4 octets, 8 nibbles) +