From WikiChip
Difference between revisions of "amd/am486/am486dx2-80nv8t"
m (Bot: switching template from {{mpu}} to a more generic {{chip}}) |
|||
(4 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
{{amd title|Am486DX2-80NV8T}} | {{amd title|Am486DX2-80NV8T}} | ||
− | {{ | + | {{chip |
| name = Am486DX2-80NV8T | | name = Am486DX2-80NV8T | ||
| no image = | | no image = | ||
Line 10: | Line 10: | ||
| model number = Am486DX2-80NV8T | | model number = Am486DX2-80NV8T | ||
| part number = A80486DX2-80NV8T | | part number = A80486DX2-80NV8T | ||
− | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
+ | | part number 4 = | ||
| market = Desktop | | market = Desktop | ||
| first announced = | | first announced = | ||
Line 46: | Line 46: | ||
| thread count = | | thread count = | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 4 | + | | max memory = 4 GiB |
| max memory addr = | | max memory addr = | ||
− | + | ||
| power = | | power = | ||
| v core = 3.3 V | | v core = 3.3 V | ||
Line 82: | Line 82: | ||
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | {{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | ||
{{cache info | {{cache info | ||
− | |l1 cache=8 | + | |l1 cache=8 KiB |
− | |l1 break=1x8 | + | |l1 break=1x8 KiB |
|l1 desc=4-way set associative | |l1 desc=4-way set associative | ||
|l1 extra=(unified, write-through policy) | |l1 extra=(unified, write-through policy) |
Latest revision as of 15:18, 13 December 2017
Edit Values | |
Am486DX2-80NV8T | |
![]() | |
A80486DX2-80NV8T | |
General Info | |
Designer | AMD |
Manufacturer | AMD |
Model Number | Am486DX2-80NV8T |
Part Number | A80486DX2-80NV8T |
Market | Desktop |
Introduction | August, 1995 (launched) |
Shop | Amazon |
General Specs | |
Family | Am486 |
Series | Am486DX2V |
Frequency | 80 MHz |
Bus type | FSB |
Bus speed | 40 MHz |
Bus rate | 40 MT/s |
Clock multiplier | 2 |
Microarchitecture | |
Microarchitecture | 80486 |
Core Name | 486DX2V |
Process | 500 nm |
Technology | CMOS |
Word Size | 32 bit |
Cores | 1 |
Max Memory | 4 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Vcore | 3.3 V ± 0.3 V |
OP Temperature | 0 °C – 85 °C |
Am486DX2-80NV8T was an 80486-compatible microprocessor introduced by AMD in 1995 following the conclusion of the legal battle with Intel. This processor had a clock multiplier of 2 having base frequency of 80 MHz with a bus frequency of 40 MHz. This model is is a modified version of Am486DX2-80V8T (and earlier Am486DX2-80) that no longer included Intel's ICE microcode.
Contents
Cache[edit]
- Main article: 80486 § Cache
Cache Info [Edit Values] | ||
L1$ | 8 KiB 8,192 B 0.00781 MiB |
1x8 KiB 4-way set associative (unified, write-through policy) |
Graphics[edit]
This chip had no integrated graphics processing unit.
Documents[edit]
Gallery[edit]
See also[edit]
Facts about "Am486DX2-80NV8T - AMD"
base frequency | 80 MHz (0.08 GHz, 80,000 kHz) + |
bus rate | 40 MT/s (0.04 GT/s, 40,000 kT/s) + |
bus speed | 40 MHz (0.04 GHz, 40,000 kHz) + |
bus type | FSB + |
clock multiplier | 2 + |
core count | 1 + |
core name | 486DX2V + |
core voltage | 3.3 V (33 dV, 330 cV, 3,300 mV) + |
core voltage tolerance | 0.3 V + |
designer | AMD + |
family | Am486 + |
first launched | August 1995 + |
full page name | amd/am486/am486dx2-80nv8t + |
instance of | microprocessor + |
l1$ description | 4-way set associative + |
l1$ size | 8 KiB (8,192 B, 0.00781 MiB) + |
ldate | August 1995 + |
main image | ![]() |
main image caption | A80486DX2-80NV8T + |
manufacturer | AMD + |
market segment | Desktop + |
max cpu count | 1 + |
max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
max operating temperature | 85 °C + |
microarchitecture | 80486 + |
min operating temperature | 0 °C + |
model number | Am486DX2-80NV8T + |
name | Am486DX2-80NV8T + |
part number | A80486DX2-80NV8T + |
process | 500 nm (0.5 μm, 5.0e-4 mm) + |
series | Am486DX2V + |
smp max ways | 1 + |
technology | CMOS + |
word size | 32 bit (4 octets, 8 nibbles) + |