From WikiChip
Difference between revisions of "amd/am486/am486dx4-100sv8b"
< amd‎ | am486

(Created page with "{{amd title|Am486DX4-100SV8B}} {{mpu | name = Am486DX4-75SV8B | no image = Yes | image = | image size = | caption...")
 
m (Bot: switching template from {{mpu}} to a more generic {{chip}})
 
(10 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
{{amd title|Am486DX4-100SV8B}}
 
{{amd title|Am486DX4-100SV8B}}
−
{{mpu
+
{{chip
−
| name                = Am486DX4-75SV8B
+
| name                = Am486DX4-100SV8B
−
| no image            = Yes
+
| no image            =  
−
| image              =  
+
| image              = AMD 486 DX4 100 SV8B Front.jpg
 
| image size          =  
 
| image size          =  
−
| caption            =  
+
| caption            = Am486DX4-100SV8B
 
| designer            = AMD
 
| designer            = AMD
 
| manufacturer        = AMD
 
| manufacturer        = AMD
−
| model number        = Am486DX4-75SV8B
+
| model number        = Am486DX4-100SV8B
−
| part number        = A80486DX4-75SV8B
+
| part number        = A80486DX4-100SV8B
−
| part number 1       = S80486DX4-75SV8B
+
| part number 2       = S80486DX4-100SV8B
−
| part number 2      =
 
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              =  
 
| market              =  
 
| first announced    = 1995
 
| first announced    = 1995
Line 22: Line 22:
 
| series              = Am486DX4S
 
| series              = Am486DX4S
 
| locked              =  
 
| locked              =  
−
| frequency          = 75 MHz
+
| frequency          = 100 MHz
 
| bus type            = FSB
 
| bus type            = FSB
−
| bus speed          = 25 MHz
+
| bus speed          = 33 MHz
−
| bus rate            =  
+
| bus rate            = 33 MT/s
 
| clock multiplier    = 3
 
| clock multiplier    = 3
 
| cpuid              =  
 
| cpuid              =  
Line 45: Line 45:
 
| thread count        =  
 
| thread count        =  
 
| max cpus            = 1
 
| max cpus            = 1
−
| max memory          = 4 GB
+
| max memory          = 4 GiB
 
| max memory addr    =  
 
| max memory addr    =  
  
−
| electrical          = Yes
+
 
 
| power              =  
 
| power              =  
 
| v core              = 3.3 V
 
| v core              = 3.3 V
Line 75: Line 75:
 
| socket 0 3          = Socket 3
 
| socket 0 3          = Socket 3
 
| socket 0 3 type    =  
 
| socket 0 3 type    =  
 +
| package 1          = SQFP-208
 +
| package 1 type      = SQFP
 +
| package 1 pins      = 208
 +
| package 1 pitch    = 0.5 mm
 +
| package 1 width    = 30.35 mm
 +
| package 1 length    = 30.35 mm
 +
| package 1 height    = 3.8 mm
 +
| socket 1            =
 +
| socket 1 type      =
 
}}
 
}}
−
'''Am486DX4-75SV8B''' was an Enhanced {{amd|Am486}} microprocessor introduced by [[AMD]] in 1996. This processor had a clock multiplier of 3 having a frequency of 75 MHz with a bus frequency of 25 MHz. This "Enhanced" Am486 includes some other features such as SMM, stop-clock control, and write-back cache.
+
'''Am486DX4-100SV8B''' was an Enhanced {{amd|Am486}} microprocessor introduced by [[AMD]] in 1996. This processor had a clock multiplier of 3 having a frequency of 100 MHz with a bus frequency of 33 MHz. This "Enhanced" Am486 includes some other features such as SMM, stop-clock control, and write-back cache. AMD later introduced the {{\\|Am486DX4-100SV16B}} which was identical but had its L1$ doubled to 16 KB.
  
 
== Cache ==
 
== Cache ==
 
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}}
 
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}}
 
{{cache info
 
{{cache info
−
|l1 cache=8 KB
+
|l1 cache=8 KiB
−
|l1 break=1x8 KB
+
|l1 break=1x8 KiB
 
|l1 desc=4-way set associative
 
|l1 desc=4-way set associative
 
|l1 extra=(unified, write-back policy)
 
|l1 extra=(unified, write-back policy)
Line 91: Line 100:
  
 
== Features ==
 
== Features ==
 +
* Stop-clock control
 
* [[has feature::System Management Mode]] (SMM)
 
* [[has feature::System Management Mode]] (SMM)
  
 +
== Packaging ==
 +
{| class="wikitable"
 +
! Part !! Package
 +
|-
 +
| A80486DX4-100SV8B || CPGA-168
 +
|-
 +
| S80486DX4-100SV8B || SQFP-208
 +
|}
 +
 +
== Documents ==
 +
* [[:File:AMD Enhanced Am486 (March, 1996).pdf|AMD Enhanced Am486 (March, 1996)]]
 +
 +
== Gallery ==
 +
<gallery>
 +
File:AMD Am486DX4 100MHz 2007 03 27.jpg
 +
</gallery>
 
== See also ==
 
== See also ==
 
* {{amd|Am486|Am486 family}}
 
* {{amd|Am486|Am486 family}}

Latest revision as of 14:19, 13 December 2017

Edit Values
Am486DX4-100SV8B
AMD 486 DX4 100 SV8B Front.jpg
Am486DX4-100SV8B
General Info
DesignerAMD
ManufacturerAMD
Model NumberAm486DX4-100SV8B
Part NumberA80486DX4-100SV8B,
S80486DX4-100SV8B
Introduction1995 (announced)
March, 1996 (launched)
ShopAmazon
General Specs
FamilyAm486
SeriesAm486DX4S
Frequency100 MHz
Bus typeFSB
Bus speed33 MHz
Bus rate33 MT/s
Clock multiplier3
Microarchitecture
Microarchitecture80486
Core NameAm486DX4S
Process500 nm
TechnologyCMOS
Word Size32 bit
Cores1
Max Memory4 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Vcore3.3 V ± 0.3 V
OP Temperature0 °C – 85 °C

Am486DX4-100SV8B was an Enhanced Am486 microprocessor introduced by AMD in 1996. This processor had a clock multiplier of 3 having a frequency of 100 MHz with a bus frequency of 33 MHz. This "Enhanced" Am486 includes some other features such as SMM, stop-clock control, and write-back cache. AMD later introduced the Am486DX4-100SV16B which was identical but had its L1$ doubled to 16 KB.

Cache[edit]

Main article: 80486 § Cache
Cache Info [Edit Values]
L1$ 8 KiB
8,192 B
0.00781 MiB
1x8 KiB 4-way set associative (unified, write-back policy)

Graphics[edit]

This chip had no integrated graphics processing unit.

Features[edit]

  • Stop-clock control
  • System Management Mode (SMM)

Packaging[edit]

Part Package
A80486DX4-100SV8B CPGA-168
S80486DX4-100SV8B SQFP-208

Documents[edit]

Gallery[edit]

  • AMD Am486DX4 100MHz 2007 03 27.jpg

See also[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/am486/am486dx4-100sv8b&oldid=69340"
Facts about "Am486DX4-100SV8B - AMD"
RDF feed
base frequency100 MHz (0.1 GHz, 100,000 kHz) +
bus rate33 MT/s (0.033 GT/s, 33,000 kT/s) +
bus speed33 MHz (0.033 GHz, 33,000 kHz) +
bus typeFSB +
clock multiplier3 +
core count1 +
core nameAm486DX4S +
core voltage3.3 V (33 dV, 330 cV, 3,300 mV) +
core voltage tolerance0.3 V +
designerAMD +
familyAm486 +
first announced1995 +
first launchedMarch 1996 +
full page nameamd/am486/am486dx4-100sv8b +
has featureSystem Management Mode +
instance ofmicroprocessor +
l1$ description4-way set associative +
l1$ size8 KiB (8,192 B, 0.00781 MiB) +
ldateMarch 1996 +
main imageFile:AMD 486 DX4 100 SV8B Front.jpg +
main image captionAm486DX4-100SV8B +
manufacturerAMD +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max operating temperature85 °C +
microarchitecture80486 +
min operating temperature0 °C +
model numberAm486DX4-100SV8B +
nameAm486DX4-100SV8B +
part numberA80486DX4-100SV8B + and S80486DX4-100SV8B +
process500 nm (0.5 μm, 5.0e-4 mm) +
seriesAm486DX4S +
smp max ways1 +
technologyCMOS +
word size32 bit (4 octets, 8 nibbles) +