From WikiChip
Difference between revisions of "amd/am486/am486dx4-100v16b"
(→Packaging) |
m (Bot: switching template from {{mpu}} to a more generic {{chip}}) |
||
(7 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
{{amd title|Am486DX4-100V16B}} | {{amd title|Am486DX4-100V16B}} | ||
− | {{ | + | {{chip |
| name = Am486DX4-100V16B | | name = Am486DX4-100V16B | ||
− | |||
| image = | | image = | ||
| image size = | | image size = | ||
Line 10: | Line 9: | ||
| model number = Am486DX4-100V16B | | model number = Am486DX4-100V16B | ||
| part number = Am486DX4-100V16BHC | | part number = Am486DX4-100V16BHC | ||
− | | part number | + | | part number 2 = Am486DX4-100V16BGC |
− | | part number | + | | part number 3 = Am486DX4-100V16BHI |
− | | part number | + | | part number 4 = Am486DX4-100V16BGI |
| market = Desktop | | market = Desktop | ||
| first announced = | | first announced = | ||
Line 25: | Line 24: | ||
| bus type = FSB | | bus type = FSB | ||
| bus speed = 33 MHz | | bus speed = 33 MHz | ||
− | | bus rate = | + | | bus rate = 33 MT/s |
| clock multiplier = 3 | | clock multiplier = 3 | ||
| cpuid = | | cpuid = | ||
Line 46: | Line 45: | ||
| thread count = | | thread count = | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 4 | + | | max memory = 4 GiB |
| max memory addr = | | max memory addr = | ||
− | + | ||
| power = | | power = | ||
| v core = 3.3 V | | v core = 3.3 V | ||
Line 91: | Line 90: | ||
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | {{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | ||
{{cache info | {{cache info | ||
− | |l1 cache=16 | + | |l1 cache=16 KiB |
− | |l1 break=1x16 | + | |l1 break=1x16 KiB |
|l1 desc=4-way set associative | |l1 desc=4-way set associative | ||
|l1 extra=(unified, write-back policy) | |l1 extra=(unified, write-back policy) |
Latest revision as of 15:19, 13 December 2017
Edit Values | |
Am486DX4-100V16B | |
![]() | |
General Info | |
Designer | AMD |
Manufacturer | AMD |
Model Number | Am486DX4-100V16B |
Part Number | Am486DX4-100V16BHC, Am486DX4-100V16BGC, Am486DX4-100V16BHI, Am486DX4-100V16BGI |
Market | Desktop |
Introduction | March, 1997 (launched) |
Shop | Amazon |
General Specs | |
Family | Am486 |
Series | Am486DX4V |
Frequency | 100 MHz |
Bus type | FSB |
Bus speed | 33 MHz |
Bus rate | 33 MT/s |
Clock multiplier | 3 |
Microarchitecture | |
Microarchitecture | 80486 |
Core Name | 486DX4V |
Process | 350 nm |
Technology | CMOS |
Word Size | 32 bit |
Cores | 1 |
Max Memory | 4 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Vcore | 3.3 V ± 0.3 V |
OP Temperature | 0 °C – 85 °C |
Am486DX2-66V16B was an Enhanced Am486 microprocessor introduced by AMD in 1997. This processor had a clock multiplier of 3 having base frequency of 100 MHz with a bus frequency of 33 MHz. This model had larger L1 cache of 16 KB with Write-Back policy. This model has twice as much cache as the Am486DX4-100V8T model (previously Am486DX4-100). This "Enhanced" Am486 includes some other features such as SMM.
Contents
Cache[edit]
- Main article: 80486 § Cache
Cache Info [Edit Values] | ||
L1$ | 16 KiB 16,384 B 0.0156 MiB |
1x16 KiB 4-way set associative (unified, write-back policy) |
Graphics[edit]
This chip had no integrated graphics processing unit.
Features[edit]
- System Management Mode (SMM)
Packaging[edit]
Part Number | Package | Type | Temperature Range |
---|---|---|---|
Am486DX4-100V16BHC | SQFP-208 | Commercial | 0 °C to 85 °C |
Am486DX4-100V16BGC | CPGA-168 | Commercial | 0 °C to 85 °C |
Am486DX4-100V16BHI | SQFP-208 | Industrial | -40 °C to 100 °C |
Am486DX4-100V16BGI | CPGA-168 | Industrial | -40 °C to 100 °C |
See also[edit]
Facts about "Am486DX4-100V16B - AMD"
has feature | System Management Mode + |
l1$ description | 4-way set associative + |