From WikiChip
Difference between revisions of "amd/am486/am486dx2-80nv8t"
< amd‎ | am486

m (Bot: switching template from {{mpu}} to a more generic {{chip}})
 
(12 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
{{amd title|Am486DX2-80NV8T}}
 
{{amd title|Am486DX2-80NV8T}}
−
{{mpu
+
{{chip
 
| name                = Am486DX2-80NV8T
 
| name                = Am486DX2-80NV8T
−
| no image            = Yes
+
| no image            =  
−
| image              =  
+
| image              = KL AMD Am486DX4-100NV8T.jpg
 
| image size          =  
 
| image size          =  
−
| caption            =  
+
| caption            = A80486DX2-80NV8T
 
| designer            = AMD
 
| designer            = AMD
 
| manufacturer        = AMD
 
| manufacturer        = AMD
 
| model number        = Am486DX2-80NV8T
 
| model number        = Am486DX2-80NV8T
 
| part number        = A80486DX2-80NV8T
 
| part number        = A80486DX2-80NV8T
−
| part number 1      =
 
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              = Desktop
 
| market              = Desktop
 
| first announced    =  
 
| first announced    =  
−
| first launched      = 1995
+
| first launched      = August, 1995
 
| last order          =  
 
| last order          =  
 
| last shipment      =  
 
| last shipment      =  
Line 25: Line 25:
 
| bus type            = FSB
 
| bus type            = FSB
 
| bus speed          = 40 MHz
 
| bus speed          = 40 MHz
−
| bus rate            =  
+
| bus rate            = 40 MT/s
 
| clock multiplier    = 2
 
| clock multiplier    = 2
 
| cpuid              =  
 
| cpuid              =  
Line 46: Line 46:
 
| thread count        =  
 
| thread count        =  
 
| max cpus            = 1
 
| max cpus            = 1
−
| max memory          = 4 GB
+
| max memory          = 4 GiB
 
| max memory addr    =  
 
| max memory addr    =  
  
−
| electrical          = Yes
+
 
 
| power              =  
 
| power              =  
 
| v core              = 3.3 V
 
| v core              = 3.3 V
Line 63: Line 63:
  
 
| packaging          = Yes
 
| packaging          = Yes
−
| package             = PGA-168
+
| package 0          = CPGA-168
−
| package type       = PGA
+
| package 0 type     = CPGA
−
| package pitch       =  
+
| package 0 pins      = 168
−
| package size        = 44.069 mm x 44.069 mm x 3.56 mm
+
| package 0 pitch     = 2.286 mm
−
| socket             = Socket 1
+
| package 0 width    = 44.069 mm
−
| socket 2           = Socket 2
+
| package 0 length    = 44.069 mm
−
| socket 3           = Socket 3
+
| package 0 height    = 3.556 mm
 +
| socket 0            = Socket 1
 +
| socket 0 type      =
 +
| socket 0 2         = Socket 2
 +
| socket 0 2 type    =
 +
| socket 0 3         = Socket 3
 +
| socket 0 3 type    =
 
}}
 
}}
−
'''Am486DX2-80NV8T''' was an {{intel|80486}}-compatible microprocessor introduced by [[AMD]] in 1995 following the conclusion of the legal battle with Intel. This processor had a clock multiplier of 2 having base frequency of 80 MHz with a bus frequency of 40 MHz. This model is is a modified version of {{\\|Am486DX2-80V8T}} (and earlier {{\\|Am486DX2-80}}) that no longer included Intel's ICE microcode.
+
'''Am486DX2-80NV8T''' was an {{intel|80486}}-compatible microprocessor introduced by [[AMD]] in 1995 following the conclusion of the legal battle with Intel. This processor had a clock multiplier of 2 having base frequency of 80 MHz with a bus frequency of 40 MHz. This model is is a modified version of {{\\|Am486DX2-80V8T}} (and earlier {{\\|Am486DX2-80}}) that {{amd|Am486#Larger Cache & Post-lawsuit|no longer included Intel's ICE microcode}}.
  
 
== Cache ==
 
== Cache ==
 
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}}
 
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}}
 
{{cache info
 
{{cache info
−
|l1 cache=8 KB
+
|l1 cache=8 KiB
−
|l1 break=1x8 KB
+
|l1 break=1x8 KiB
 
|l1 desc=4-way set associative
 
|l1 desc=4-way set associative
 
|l1 extra=(unified, write-through policy)
 
|l1 extra=(unified, write-through policy)
Line 84: Line 90:
 
== Graphics ==
 
== Graphics ==
 
This chip had no integrated graphics processing unit.
 
This chip had no integrated graphics processing unit.
 +
 +
== Documents ==
 +
* [[:File:AMD Am486DX2 NV8T (August, 1995).pdf|AMD Am486DX2-80NV8T (August, 1995)]]
 +
 +
== Gallery ==
 +
<gallery>
 +
File:AMD Am486DX2 80MHz 2007 03 27.jpg|
 +
File:AMD DX280.JPG
 +
File:Webysther 20150501140012 - AMD Am486 DX4-100.jpg
 +
</gallery>
  
 
== See also ==
 
== See also ==
 
* {{amd|Am486|Am486 family}}
 
* {{amd|Am486|Am486 family}}

Latest revision as of 14:18, 13 December 2017

Edit Values
Am486DX2-80NV8T
KL AMD Am486DX4-100NV8T.jpg
A80486DX2-80NV8T
General Info
DesignerAMD
ManufacturerAMD
Model NumberAm486DX2-80NV8T
Part NumberA80486DX2-80NV8T
MarketDesktop
IntroductionAugust, 1995 (launched)
ShopAmazon
General Specs
FamilyAm486
SeriesAm486DX2V
Frequency80 MHz
Bus typeFSB
Bus speed40 MHz
Bus rate40 MT/s
Clock multiplier2
Microarchitecture
Microarchitecture80486
Core Name486DX2V
Process500 nm
TechnologyCMOS
Word Size32 bit
Cores1
Max Memory4 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Vcore3.3 V ± 0.3 V
OP Temperature0 °C – 85 °C

Am486DX2-80NV8T was an 80486-compatible microprocessor introduced by AMD in 1995 following the conclusion of the legal battle with Intel. This processor had a clock multiplier of 2 having base frequency of 80 MHz with a bus frequency of 40 MHz. This model is is a modified version of Am486DX2-80V8T (and earlier Am486DX2-80) that no longer included Intel's ICE microcode.

Cache[edit]

Main article: 80486 § Cache
Cache Info [Edit Values]
L1$ 8 KiB
8,192 B
0.00781 MiB
1x8 KiB 4-way set associative (unified, write-through policy)

Graphics[edit]

This chip had no integrated graphics processing unit.

Documents[edit]

Gallery[edit]

  • AMD Am486DX2 80MHz 2007 03 27.jpg
  • AMD DX280.JPG
  • Webysther 20150501140012 - AMD Am486 DX4-100.jpg

See also[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/am486/am486dx2-80nv8t&oldid=69334"
Facts about "Am486DX2-80NV8T - AMD"
RDF feed
base frequency80 MHz (0.08 GHz, 80,000 kHz) +
bus rate40 MT/s (0.04 GT/s, 40,000 kT/s) +
bus speed40 MHz (0.04 GHz, 40,000 kHz) +
bus typeFSB +
clock multiplier2 +
core count1 +
core name486DX2V +
core voltage3.3 V (33 dV, 330 cV, 3,300 mV) +
core voltage tolerance0.3 V +
designerAMD +
familyAm486 +
first launchedAugust 1995 +
full page nameamd/am486/am486dx2-80nv8t +
instance ofmicroprocessor +
l1$ description4-way set associative +
l1$ size8 KiB (8,192 B, 0.00781 MiB) +
ldateAugust 1995 +
main imageFile:KL AMD Am486DX4-100NV8T.jpg +
main image captionA80486DX2-80NV8T +
manufacturerAMD +
market segmentDesktop +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max operating temperature85 °C +
microarchitecture80486 +
min operating temperature0 °C +
model numberAm486DX2-80NV8T +
nameAm486DX2-80NV8T +
part numberA80486DX2-80NV8T +
process500 nm (0.5 μm, 5.0e-4 mm) +
seriesAm486DX2V +
smp max ways1 +
technologyCMOS +
word size32 bit (4 octets, 8 nibbles) +