From WikiChip
Difference between revisions of "intel/core m/m3-6y30"
(typo) |
|||
(17 intermediate revisions by 4 users not shown) | |||
Line 1: | Line 1: | ||
− | {{intel title|Core | + | {{intel title|Core m3-6Y30}} |
− | {{ | + | {{chip |
− | | name | + | |name=Core m3-6Y30 |
− | | | + | |image=skylake y (front).png |
− | + | |image size=250px | |
− | | image size | + | |designer=Intel |
− | + | |manufacturer=Intel | |
− | | designer | + | |model number=m3-6Y30 |
− | | manufacturer | + | |part number=HE8066201930521 |
− | | model number | + | |s-spec=SR2EN |
− | | part number | + | |market=Mobile |
− | | market | + | |first announced=September 1, 2015 |
− | | first announced | + | |first launched=September 27, 2015 |
− | | first launched | + | |release price=$281 |
− | | | + | |family=Core m3 |
− | + | |series=m-6Y | |
− | + | |locked=Yes | |
− | | family | + | |frequency=900 MHz |
− | | series | + | |turbo frequency1=2,200 MHz |
− | | locked | + | |turbo frequency2=2,000 MHz |
− | | frequency | + | |turbo frequency=Yes |
− | | turbo | + | |bus type=DMI 3.0 |
− | | turbo | + | |clock multiplier=9 |
− | | turbo | + | |isa=x86-64 |
− | | bus type | + | |isa family=x86 |
− | + | |microarch=Skylake | |
− | + | |platform=Skylake | |
− | | clock multiplier | + | |core name=Skylake Y |
− | | | + | |core family=6 |
− | + | |core model=78 | |
− | | | + | |core stepping=D1 |
− | + | |process=14 nm | |
− | + | |transistors=1,750,000,000 | |
− | | microarch | + | |technology=CMOS |
− | | platform | + | |die area=98.57 mm² |
− | + | |die length=10.3 mm | |
− | | core name | + | |die width=9.57 mm |
− | | core family | + | |mcp=Yes |
− | | core model | + | |die count=2 |
− | | core stepping | + | |word size=64 bit |
− | | process | + | |core count=2 |
− | | transistors | + | |thread count=4 |
− | | technology | + | |max cpus=1 |
− | | die | + | |max memory=16 GiB |
− | | word size | + | |sdp=3 W |
− | | core count | + | |tdp=4.5 W |
− | | thread count | + | |ctdp down=3.8 W |
− | | max cpus | + | |ctdp down frequency=600 MHz |
− | | max memory | + | |ctdp up=7 W |
− | + | |ctdp up frequency=1500 MHz | |
− | + | |tjunc min=5 °C | |
− | + | |tjunc max=100 °C | |
− | + | |package name 1=intel,fcbga_1515 | |
− | | sdp | ||
− | | tdp | ||
− | | ctdp down | ||
− | | ctdp down frequency = 600 MHz | ||
− | | ctdp up | ||
− | | ctdp up frequency | ||
− | | | ||
− | | | ||
− | |||
− | |||
− | | package | ||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
− | + | '''Core M3-6Y30''' is an ultra-low power {{arch|64}} [[dual-core]] [[x86]] microprocessor introduced by [[Intel]] in late 2015. This MPU operates at 900 MHz with a max turbo frequency of 2.2 GHz. This chip, which is manufactured on a [[14 nm process]], is based on the {{intel|Skylake}} microarchitecture. The Core M3-6Y30 incorporates Intel's {{intel|HD Graphics 515}} Gen9 GPU clocked at 300 MHz with turbo frequency of 850 MHz. | |
== Cache == | == Cache == | ||
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | {{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | ||
− | {{cache | + | {{cache size |
− | |l1i cache=64 | + | |l1 cache=128 KiB |
− | |l1i break=2x32 | + | |l1i cache=64 KiB |
+ | |l1i break=2x32 KiB | ||
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
− | + | |l1d cache=64 KiB | |
− | |l1d cache=64 | + | |l1d break=2x32 KiB |
− | |l1d break=2x32 | ||
|l1d desc=8-way set associative | |l1d desc=8-way set associative | ||
− | |l1d | + | |l1d policy=write-back |
− | |l2 cache=512 | + | |l2 cache=512 KiB |
− | |l2 break=2x256 | + | |l2 break=2x256 KiB |
|l2 desc=4-way set associative | |l2 desc=4-way set associative | ||
− | |l2 | + | |l2 policy=write-back |
− | |l3 cache=4 | + | |l3 cache=4 MiB |
− | |l3 break=2x2 | + | |l3 break=2x2 MiB |
− | |l3 | + | |l3 policy=write-back |
− | | | + | }} |
+ | |||
+ | == Memory controller == | ||
+ | {{memory controller | ||
+ | |type=LPDDR3-1866 | ||
+ | |type 2=DDR3L-1600 | ||
+ | |ecc=No | ||
+ | |max mem=16 GiB | ||
+ | |controllers=1 | ||
+ | |channels=2 | ||
+ | |max bandwidth=27.81 GiB/s | ||
+ | |bandwidth schan=13.91 GiB/s | ||
+ | |bandwidth dchan=27.81 GiB/s | ||
+ | }} | ||
+ | |||
+ | == Expansions == | ||
+ | {{expansions | ||
+ | | pcie revision = 3.0 | ||
+ | | pcie lanes = 10 | ||
+ | | pcie config = 1x4 | ||
+ | | pcie config 2 = 2x2 | ||
+ | | pcie config 3 = 1x2+2x1 | ||
+ | | pcie config 4 = 4x1 | ||
}} | }} | ||
== Graphics == | == Graphics == | ||
− | {{integrated | + | {{integrated graphics |
− | | gpu = | + | | gpu = HD Graphics 515 |
| device id = 0x191E | | device id = 0x191E | ||
+ | | designer = Intel | ||
| execution units = 24 | | execution units = 24 | ||
− | | displays | + | | max displays = 3 |
+ | | max memory = 16 GiB | ||
| frequency = 300 MHz | | frequency = 300 MHz | ||
| max frequency = 850 MHz | | max frequency = 850 MHz | ||
− | |||
| output crt = | | output crt = | ||
Line 111: | Line 118: | ||
| output dvi = Yes | | output dvi = Yes | ||
− | | directx ver | + | | directx ver = 12 |
− | | opengl ver | + | | opengl ver = 4.4 |
− | | opencl ver | + | | opencl ver = 2.0 |
− | + | | hdmi ver = 1.4a | |
− | | hdmi ver | + | | dp ver = 1.2 |
− | | | + | | edp ver = 1.3 |
− | + | | max res hdmi = 4096x2304 | |
− | + | | max res hdmi freq = 24 Hz | |
− | + | | max res dp = 3840x2160 | |
− | | edp ver | + | | max res dp freq = 60 Hz |
− | + | | max res edp = 3840x2160 | |
− | | max res hdmi | + | | max res edp freq = 60 Hz |
− | | max res hdmi freq | + | | max res vga = |
− | | max res | + | | max res vga freq = |
− | |||
− | |||
− | |||
− | |||
− | | max res dp freq | ||
− | | max res | ||
− | |||
− | |||
− | | max res edp freq | ||
− | |||
− | |||
− | | max res vga | ||
− | | max res vga freq | ||
− | | intel quick sync | + | | features = Yes |
− | | intel intru 3d | + | | intel quick sync = Yes |
− | | intel insider | + | | intel intru 3d = Yes |
− | | intel widi | + | | intel insider = |
− | | intel fdi | + | | intel widi = |
− | | intel clear video | + | | intel fdi = |
+ | | intel clear video = Yes | ||
+ | | intel clear video hd = Yes | ||
}} | }} | ||
+ | {{skylake hardware accelerated video table|col=1}} | ||
− | == | + | == Features == |
− | {{ | + | {{x86 features |
− | | | + | |real=Yes |
− | | | + | |protected=Yes |
− | | | + | |smm=Yes |
− | | | + | |fpu=Yes |
− | | | + | |x8616=Yes |
− | | | + | |x8632=Yes |
− | | | + | |x8664=Yes |
− | + | |nx=Yes | |
+ | |mmx=Yes | ||
+ | |emmx=Yes | ||
+ | |sse=Yes | ||
+ | |sse2=Yes | ||
+ | |sse3=Yes | ||
+ | |ssse3=Yes | ||
+ | |sse41=Yes | ||
+ | |sse42=Yes | ||
+ | |sse4a=No | ||
+ | |avx=Yes | ||
+ | |avx2=Yes | ||
− | == | + | |abm=Yes |
− | + | |tbm=No | |
− | | | + | |bmi1=Yes |
− | | | + | |bmi2=Yes |
− | | | + | |fma3=No |
− | | | + | |fma4=No |
− | | | + | |aes=Yes |
− | | | + | |rdrand=Yes |
− | + | |sha=No | |
− | + | |xop=No | |
− | == | + | |adx=Yes |
− | + | |clmul=Yes | |
− | | | + | |f16c=Yes |
− | | | + | |tbt1=No |
− | | | + | |tbt2=Yes |
− | | | + | |tbmt3=No |
− | | | + | |bpt=No |
− | | | + | |eist=Yes |
− | | | + | |sst=No |
− | | | + | |flex=Yes |
− | | | + | |fastmem=No |
− | | | + | |isrt=Yes |
− | | | + | |sba=No |
− | | | + | |mwt=Yes |
− | | | + | |sipp=No |
− | | | + | |att=No |
− | | | + | |ipt=No |
− | | | + | |tsx=No |
− | | | + | |txt=No |
− | | | + | |ht=Yes |
− | | | + | |vpro=No |
− | | | + | |vtx=Yes |
− | | | + | |vtd=Yes |
− | | | + | |ept=Yes |
− | | | + | |mpx=Yes |
− | | | + | |sgx=Yes |
− | | | + | |securekey=Yes |
− | | | + | |osguard=Yes |
− | | | + | |3dnow=No |
− | | | + | |e3dnow=No |
− | | | + | |smartmp=No |
− | | | + | |powernow=No |
− | | | + | |amdvi=No |
− | | | + | |amdv=No |
− | | | + | |amdsme=No |
− | | | + | |amdtsme=No |
− | | | + | |amdsev=No |
+ | |rvi=No | ||
+ | |smt=No | ||
+ | |sensemi=No | ||
+ | |xfr=No | ||
}} | }} | ||
== Drivers == | == Drivers == | ||
* [[drivers url::https://downloadcenter.intel.com/product/94027|Drivers]] | * [[drivers url::https://downloadcenter.intel.com/product/94027|Drivers]] |
Latest revision as of 16:58, 28 August 2018
Edit Values | |
Core m3-6Y30 | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | m3-6Y30 |
Part Number | HE8066201930521 |
S-Spec | SR2EN |
Market | Mobile |
Introduction | September 1, 2015 (announced) September 27, 2015 (launched) |
Release Price | $281 |
Shop | Amazon |
General Specs | |
Family | Core m3 |
Series | m-6Y |
Locked | Yes |
Frequency | 900 MHz |
Turbo Frequency | Yes |
Turbo Frequency | 2,200 MHz (1 core), 2,000 MHz (2 cores) |
Bus type | DMI 3.0 |
Clock multiplier | 9 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Skylake |
Platform | Skylake |
Core Name | Skylake Y |
Core Family | 6 |
Core Model | 78 |
Core Stepping | D1 |
Process | 14 nm |
Transistors | 1,750,000,000 |
Technology | CMOS |
Die | 98.57 mm² 10.3 mm × 9.57 mm |
MCP | Yes (2 dies) |
Word Size | 64 bit |
Cores | 2 |
Threads | 4 |
Max Memory | 16 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
SDP | 3 W |
TDP | 4.5 W |
cTDP down | 3.8 W |
cTDP down frequency | 600 MHz |
cTDP up | 7 W |
cTDP up frequency | 1500 MHz |
Tjunction | 5 °C – 100 °C |
Packaging | |
Package | FCBGA-1515 (BGA) |
Dimension | 20 mm × 16.5 mm × 0.5 mm |
Pitch | 0.4 mm |
Contacts | 1515 |
Core M3-6Y30 is an ultra-low power 64-bit dual-core x86 microprocessor introduced by Intel in late 2015. This MPU operates at 900 MHz with a max turbo frequency of 2.2 GHz. This chip, which is manufactured on a 14 nm process, is based on the Skylake microarchitecture. The Core M3-6Y30 incorporates Intel's HD Graphics 515 Gen9 GPU clocked at 300 MHz with turbo frequency of 850 MHz.
Cache[edit]
- Main article: Skylake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
Expansion Options
|
||||||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
[Edit] Skylake (Gen9) Hardware Accelerated Video Capabilities | |||||||
---|---|---|---|---|---|---|---|
Codec | Encode | Decode | |||||
Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
MPEG-2 (H.262) | Main | High | 1080p (FHD) | Main | Main, High | 1080p (FHD) | |
MPEG-4 AVC (H.264) | High, Main | 5.1 | 2160p (4K) | Main, High, SHP, MHP | 5.1 | 2160p (4K) | |
JPEG/MJPEG | Baseline | - | 16k x 16k | Baseline | Unified | 16k x 16k | |
HEVC (H.265) | Main | 5.1 | 2160p (4K) | Main, Main 10 | 5.1 | 2160p (4K) | |
VC-1 | ✘ | Advanced, Main, Simple | 3, High | 3840x3840 | |||
VP8 | Unified | Unified | - | 0 | Unified | 1080p | |
VP9 | ✘ | 0 | Unified | 2160p (4K) |
Features[edit]
[Edit/Modify Supported Features]
Drivers[edit]
Facts about "Core m3-6Y30 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core m3-6Y30 - Intel#io + |
base frequency | 900 MHz (0.9 GHz, 900,000 kHz) + |
bus type | DMI 3.0 + |
clock multiplier | 9 + |
core count | 2 + |
core family | 6 + |
core model | 78 + |
core name | Skylake Y + |
core stepping | D1 + |
designer | Intel + |
device id | 0x191E + |
die area | 98.57 mm² (0.153 in², 0.986 cm², 98,570,000 µm²) + |
die count | 2 + |
die length | 10.3 mm (1.03 cm, 0.406 in, 10,300 µm) + |
die width | 9.57 mm (0.957 cm, 0.377 in, 9,570 µm) + |
drivers url | https://downloadcenter.intel.com/product/94027 + |
family | Core m3 + |
first announced | September 1, 2015 + |
first launched | September 27, 2015 + |
full page name | intel/core m/m3-6y30 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has ecc memory support | false + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Memory Protection Extensions +, Software Guard Extensions +, Secure Key Technology +, OS Guard +, Flex Memory Access +, Smart Response Technology + and My WiFi Technology + |
has intel enhanced speedstep technology | true + |
has intel flex memory access support | true + |
has intel my wifi technology support | true + |
has intel secure key technology | true + |
has intel smart response technology support | true + |
has intel supervisor mode execution protection | true + |
has intel turbo boost technology 2 0 | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | HD Graphics 515 + |
integrated gpu base frequency | 300 MHz (0.3 GHz, 300,000 KHz) + |
integrated gpu designer | Intel + |
integrated gpu execution units | 24 + |
integrated gpu max frequency | 850 MHz (0.85 GHz, 850,000 KHz) + |
integrated gpu max memory | 16,384 MiB (16,777,216 KiB, 17,179,869,184 B, 16 GiB) + |
is multi-chip package | true + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
ldate | September 27, 2015 + |
main image | + |
manufacturer | Intel + |
market segment | Mobile + |
max cpu count | 1 + |
max junction temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
max memory | 16,384 MiB (16,777,216 KiB, 17,179,869,184 B, 16 GiB, 0.0156 TiB) + |
max memory bandwidth | 27.81 GiB/s (28,477.44 MiB/s, 29.861 GB/s, 29,860.76 MB/s, 0.0272 TiB/s, 0.0299 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 10 + |
microarchitecture | Skylake + |
min junction temperature | 278.15 K (5 °C, 41 °F, 500.67 °R) + |
model number | m3-6Y30 + |
name | Core m3-6Y30 + |
package | FCBGA-1515 + |
part number | HE8066201930521 + |
platform | Skylake + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 281.00 (€ 252.90, £ 227.61, ¥ 29,035.73) + |
s-spec | SR2EN + |
sdp | 3 W (3,000 mW, 0.00402 hp, 0.003 kW) + |
series | m-6Y + |
smp max ways | 1 + |
supported memory type | LPDDR3-1866 + and DDR3L-1600 + |
tdp | 4.5 W (4,500 mW, 0.00603 hp, 0.0045 kW) + |
tdp down | 3.8 W (3,800 mW, 0.0051 hp, 0.0038 kW) + |
tdp down frequency | 600 MHz (0.6 GHz, 600,000 kHz) + |
tdp up | 7 W (7,000 mW, 0.00939 hp, 0.007 kW) + |
tdp up frequency | 1,500 MHz (1.5 GHz, 1,500,000 kHz) + |
technology | CMOS + |
thread count | 4 + |
transistor count | 1,750,000,000 + |
turbo frequency (1 core) | 2,200 MHz (2.2 GHz, 2,200,000 kHz) + |
turbo frequency (2 cores) | 2,000 MHz (2 GHz, 2,000,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |
x86/has memory protection extensions | true + |
x86/has software guard extensions | true + |