Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/80486/486sl-33"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
| (3 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
{{intel title|i486SL-33}} | {{intel title|i486SL-33}} | ||
| − | {{ | + | {{chip |
| name = Intel i486SL-33 | | name = Intel i486SL-33 | ||
| no image = Yes | | no image = Yes | ||
| Line 44: | Line 44: | ||
| core count = 1 | | core count = 1 | ||
| max cpus = 1 | | max cpus = 1 | ||
| − | | max memory = 4 | + | | max memory = 4 GiB |
| + | |||
| − | |||
| power = | | power = | ||
| v core = 3.3 V | | v core = 3.3 V | ||
| Line 72: | Line 72: | ||
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | {{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | ||
{{cache info | {{cache info | ||
| − | |l1 cache=8 | + | |l1 cache=8 KiB |
| − | |l1 break=1x8 | + | |l1 break=1x8 KiB |
|l1 desc=4-way set associative | |l1 desc=4-way set associative | ||
|l1 extra=(unified, write-through policy) | |l1 extra=(unified, write-through policy) | ||
Latest revision as of 15:14, 13 December 2017
| Edit Values | |
| Intel i486SL-33 | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Model Number | i486SL-33 |
| Part Number | KU80486SL-33 |
| S-Spec | SX746, SX805 Q349 (QS) |
| Introduction | November 9, 1992 (launched) |
| Shop | Amazon |
| General Specs | |
| Family | 80486 |
| Series | 486SL |
| Frequency | 33 MHz |
| Bus type | FSB |
| Bus speed | 33 MHz |
| Bus rate | 33 MT/s |
| Clock multiplier | 1 |
| Microarchitecture | |
| Microarchitecture | 80486 |
| Core Name | 486SL |
| Process | 800 nm |
| Transistors | 1,400,000 |
| Technology | CMOS |
| Word Size | 32 bit |
| Cores | 1 |
| Max Memory | 4 GiB |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
| Electrical | |
| Vcore | 3.3 V ± 0.3 V |
| OP Temperature | 0 °C – 85 °C |
i486SL-33 was a fourth-generation x86 microprocessor introduced by Intel in 1992. This chip, which is based on the 80486 microarchitecture, operated at 33 MHz. Like the original i486DX, this chip implemented the 80387 FPU on-die and incorporated System Management Mode (SMM). This series was designed to be a low power version of the i486DX, offering lower voltage and power saving features for portable mobile computers.
Contents
Cache[edit]
- Main article: 80486 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 8 KiB 8,192 B 0.00781 MiB |
1x8 KiB 4-way set associative (unified, write-through policy) |
Graphics[edit]
This chip had no integrated graphics processing unit.
Features[edit]
- System Management Mode (SMM)
See also[edit]
Facts about "i486SL-33 - Intel"
| l1$ description | 4-way set associative + |
| l1$ size | 8 KiB (8,192 B, 0.00781 MiB) + |