Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/80486/486dx2-40"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
| (4 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
{{intel title|i486DX2-40}} | {{intel title|i486DX2-40}} | ||
| − | {{ | + | {{chip |
| name = Intel i486DX2-40 | | name = Intel i486DX2-40 | ||
| no image = Yes | | no image = Yes | ||
| Line 25: | Line 25: | ||
| bus rate = 20 MT/s | | bus rate = 20 MT/s | ||
| clock multiplier = 2 | | clock multiplier = 2 | ||
| − | | s-spec = | + | | s-spec = SX722 |
| s-spec es = | | s-spec es = | ||
| s-spec qs = | | s-spec qs = | ||
| Line 45: | Line 45: | ||
| core count = 1 | | core count = 1 | ||
| max cpus = 1 | | max cpus = 1 | ||
| − | | max memory = 4 | + | | max memory = 4 GiB |
| + | |||
| − | |||
| power = | | power = | ||
| v core = 5 V | | v core = 5 V | ||
| Line 71: | Line 71: | ||
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | {{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | ||
{{cache info | {{cache info | ||
| − | |l1 cache=8 | + | |l1 cache=8 KiB |
| − | |l1 break=1x8 | + | |l1 break=1x8 KiB |
|l1 desc=4-way set associative | |l1 desc=4-way set associative | ||
| − | |l1 extra=(unified, write-through policy ) | + | |l1 extra=(unified, write-through policy) |
}} | }} | ||
Latest revision as of 15:13, 13 December 2017
| Edit Values | |
| Intel i486DX2-40 | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Model Number | i486DX2-40 |
| Part Number | A80486DX2-40, SB80486DX2-40 |
| S-Spec | SX722 |
| Introduction | March 3, 1992 (launched) |
| Shop | Amazon |
| General Specs | |
| Family | 80486 |
| Series | 486DX2 |
| Frequency | 40 MHz |
| Bus type | FSB |
| Bus speed | 20 MHz |
| Bus rate | 20 MT/s |
| Clock multiplier | 2 |
| Microarchitecture | |
| Microarchitecture | 80486 |
| Core Name | 486DX2 |
| Process | 1 µm, 800 nm |
| Technology | CMOS |
| Word Size | 32 bit |
| Cores | 1 |
| Max Memory | 4 GiB |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
| Electrical | |
| Vcore | 5 V |
| OP Temperature | 0 °C – 85 °C |
i486DX2-40 was a fourth-generation x86 microprocessor introduced by Intel in 1992. This chip, which is based on the 80486 microarchitecture, had a clock doubler operating at 40 MHz, twice the bus frequency. Like the original i486DX, this chip implemented the 80387 FPU on-die and incorporated System Management Mode (SMM).
Contents
Cache[edit]
- Main article: 80486 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 8 KiB 8,192 B 0.00781 MiB |
1x8 KiB 4-way set associative (unified, write-through policy) |
Graphics[edit]
This chip had no integrated graphics processing unit.
Features[edit]
- System Management Mode (SMM)
See also[edit]
Facts about "i486DX2-40 - Intel"
| base frequency | 40 MHz (0.04 GHz, 40,000 kHz) + |
| bus rate | 20 MT/s (0.02 GT/s, 20,000 kT/s) + |
| bus speed | 20 MHz (0.02 GHz, 20,000 kHz) + |
| bus type | FSB + |
| clock multiplier | 2 + |
| core count | 1 + |
| core name | 486DX2 + |
| core voltage | 5 V (50 dV, 500 cV, 5,000 mV) + |
| designer | Intel + |
| family | 80486 + |
| first launched | March 3, 1992 + |
| full page name | intel/80486/486dx2-40 + |
| instance of | microprocessor + |
| l1$ description | 4-way set associative + |
| l1$ size | 8 KiB (8,192 B, 0.00781 MiB) + |
| ldate | March 3, 1992 + |
| manufacturer | Intel + |
| max cpu count | 1 + |
| max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
| max operating temperature | 85 °C + |
| microarchitecture | 80486 + |
| min operating temperature | 0 °C + |
| model number | i486DX2-40 + |
| name | Intel i486DX2-40 + |
| part number | A80486DX2-40 + and SB80486DX2-40 + |
| process | 1,000 nm (1 μm, 0.001 mm) + and 800 nm (0.8 μm, 8.0e-4 mm) + |
| s-spec | SX722 + |
| series | 486DX2 + |
| smp max ways | 1 + |
| technology | CMOS + |
| word size | 32 bit (4 octets, 8 nibbles) + |