From WikiChip
Difference between revisions of "intel/80486/486sl-25"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(7 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|i486SL-25}} | {{intel title|i486SL-25}} | ||
− | {{ | + | {{chip |
| name = Intel i486SL-25 | | name = Intel i486SL-25 | ||
− | + | | image = KL Intel 486SL.jpg | |
− | | image = | ||
| image size = | | image size = | ||
− | | caption = | + | | caption = KU80486SL-25, S-Spec SX804 |
| designer = Intel | | designer = Intel | ||
| manufacturer = Intel | | manufacturer = Intel | ||
Line 24: | Line 23: | ||
| bus rate = 25 MT/s | | bus rate = 25 MT/s | ||
| clock multiplier = 1 | | clock multiplier = 1 | ||
− | | s-spec = | + | | s-spec = SX709 |
+ | | s-spec 2 = SX741 | ||
+ | | s-spec 3 = SX745 | ||
+ | | s-spec 4 = SX804 | ||
+ | | s-spec 5 = SX806 | ||
| s-spec es = | | s-spec es = | ||
| s-spec qs = | | s-spec qs = | ||
Line 43: | Line 46: | ||
| core count = 1 | | core count = 1 | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 4 | + | | max memory = 4 GiB |
− | + | ||
− | | power = | + | | power = 0.94 W |
− | | v core = | + | | v core = 3.3 V |
− | | v core tolerance = | + | | v core tolerance = 0.3 V |
− | |||
− | |||
| temp max = 85 °C | | temp max = 85 °C | ||
| temp min = 0 °C | | temp min = 0 °C | ||
| packaging = Yes | | packaging = Yes | ||
− | | package = | + | | package = QFP-196 |
− | | package type = | + | | package type = QFP |
| package size = | | package size = | ||
| socket = | | socket = | ||
Line 64: | Line 65: | ||
| socket 5 = | | socket 5 = | ||
}} | }} | ||
+ | '''i486SL-25''' was a fourth-generation [[x86]] [[microprocessor]] introduced by [[Intel]] in 1992. This chip, which is based on the {{intel|microarchitectures/80486|80486 microarchitecture}}, operated at 25 MHz. Like the original i486DX, this chip implemented the {{intel|80387}} [[FPU]] on-die and incorporated {{intel|System Management Mode}} (SMM). This series was designed to be a low power version of the i486DX, offering lower voltage and power saving features for portable mobile computers. | ||
+ | |||
+ | == Cache == | ||
+ | {{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | ||
+ | {{cache info | ||
+ | |l1 cache=8 KiB | ||
+ | |l1 break=1x8 KiB | ||
+ | |l1 desc=4-way set associative | ||
+ | |l1 extra=(unified, write-through policy) | ||
+ | }} | ||
+ | |||
+ | == Graphics == | ||
+ | This chip had no integrated graphics processing unit. | ||
+ | |||
+ | == Features == | ||
+ | * {{intel|System Management Mode}} (SMM) | ||
+ | |||
+ | == Gallery == | ||
+ | <gallery> | ||
+ | File:I25sl.jpg|KU80486SL-25, S-Spec SX709 | ||
+ | </gallery> | ||
+ | |||
+ | == See also == | ||
+ | * {{intel|80486|80486 family}} |
Latest revision as of 16:14, 13 December 2017
Edit Values | |
Intel i486SL-25 | |
![]() | |
KU80486SL-25, S-Spec SX804 | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | i486SL-25 |
Part Number | KU80486SL-25 |
S-Spec | SX709, SX741, SX745, SX804, SX806 |
Introduction | November 9, 1992 (launched) |
Shop | Amazon |
General Specs | |
Family | 80486 |
Series | 486SL |
Frequency | 25 MHz |
Bus type | FSB |
Bus speed | 25 MHz |
Bus rate | 25 MT/s |
Clock multiplier | 1 |
Microarchitecture | |
Microarchitecture | 80486 |
Core Name | 486SL |
Process | 800 nm |
Transistors | 1,400,000 |
Technology | CMOS |
Word Size | 32 bit |
Cores | 1 |
Max Memory | 4 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Power dissipation | 0.94 W |
Vcore | 3.3 V ± 0.3 V |
OP Temperature | 0 °C – 85 °C |
i486SL-25 was a fourth-generation x86 microprocessor introduced by Intel in 1992. This chip, which is based on the 80486 microarchitecture, operated at 25 MHz. Like the original i486DX, this chip implemented the 80387 FPU on-die and incorporated System Management Mode (SMM). This series was designed to be a low power version of the i486DX, offering lower voltage and power saving features for portable mobile computers.
Contents
Cache[edit]
- Main article: 80486 § Cache
Cache Info [Edit Values] | ||
L1$ | 8 KiB 8,192 B 0.00781 MiB |
1x8 KiB 4-way set associative (unified, write-through policy) |
Graphics[edit]
This chip had no integrated graphics processing unit.
Features[edit]
- System Management Mode (SMM)