From WikiChip
Difference between revisions of "intel/core i5/i5-4670r"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(11 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Core i5-4670R}} | {{intel title|Core i5-4670R}} | ||
− | {{ | + | {{chip |
| name = Intel Core i5-4670R | | name = Intel Core i5-4670R | ||
| image = | | image = | ||
Line 6: | Line 6: | ||
| no image = yes | | no image = yes | ||
| caption = | | caption = | ||
+ | | designer = Intel | ||
| manufacturer = Intel | | manufacturer = Intel | ||
| model number = i5-4670R | | model number = i5-4670R | ||
Line 18: | Line 19: | ||
| locked = Yes | | locked = Yes | ||
| frequency = 3000 MHz | | frequency = 3000 MHz | ||
− | + | ||
| turbo frequency1 = 3700 MHz | | turbo frequency1 = 3700 MHz | ||
| turbo frequency2 = 3600 MHz | | turbo frequency2 = 3600 MHz | ||
Line 24: | Line 25: | ||
| turbo frequency4 = 3500 MHz | | turbo frequency4 = 3500 MHz | ||
| bus type = DMI 2.0 | | bus type = DMI 2.0 | ||
− | | bus speed = 5 GT/s | + | | bus speed = |
+ | | bus rate = 5 GT/s | ||
| clock multiplier = 30 | | clock multiplier = 30 | ||
| s-spec = SR18M | | s-spec = SR18M | ||
Line 40: | Line 42: | ||
| thread count = 4 | | thread count = 4 | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 32 | + | | max memory = 32 GiB |
+ | |||
− | |||
| tdp = 65 W | | tdp = 65 W | ||
| temp max = 71.35 C | | temp max = 71.35 C | ||
− | + | |package module 1={{packages/intel/fcbga-1364}} | |
− | | package | ||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
The '''Core i5-4670R''' is a [[quad core]] [[64-bit architecture|64-bit]] desktop [[microprocessor]] released by [[Intel]] in 2013. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[Intel Iris Pro 5200]] integrated graphic and features the 128 MB [[L4$]] {{intel|Crystal Well}} cache. | The '''Core i5-4670R''' is a [[quad core]] [[64-bit architecture|64-bit]] desktop [[microprocessor]] released by [[Intel]] in 2013. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[Intel Iris Pro 5200]] integrated graphic and features the 128 MB [[L4$]] {{intel|Crystal Well}} cache. | ||
== Cache == | == Cache == | ||
+ | {{main|intel/microarchitectures/haswell#Memory_Hierarchy|l1=Haswell § Cache}} | ||
This specific microprocessor includes the [[has feature::Crystal Well]] cache. | This specific microprocessor includes the [[has feature::Crystal Well]] cache. | ||
{{cache info | {{cache info | ||
− | |l1i cache=128 | + | |l1i cache=128 KiB |
− | |l1i break=4x32 | + | |l1i break=4x32 KiB |
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
|l1i extra=(per core, write-back) | |l1i extra=(per core, write-back) | ||
− | |l1d cache=128 | + | |l1d cache=128 KiB |
− | |l1d break=4x32 | + | |l1d break=4x32 KiB |
|l1d desc=8-way set associative | |l1d desc=8-way set associative | ||
|l1d extra=(per core, write-back) | |l1d extra=(per core, write-back) | ||
− | |l2 cache=1 | + | |l2 cache=1 MiB |
− | |l2 break=4x256 | + | |l2 break=4x256 KiB |
|l2 desc=8-way set associative | |l2 desc=8-way set associative | ||
|l2 extra=(per core, write-back) | |l2 extra=(per core, write-back) | ||
− | |l3 cache=4 | + | |l3 cache=4 MiB |
|l3 desc=12-way set associative | |l3 desc=12-way set associative | ||
|l3 extra=(shared) | |l3 extra=(shared) | ||
− | |l4 cache=128 | + | |l4 cache=128 MiB |
|l4 desc=16-way set associative | |l4 desc=16-way set associative | ||
|l4 extra=(see {{intel|Crystal Well}}) | |l4 extra=(see {{intel|Crystal Well}}) | ||
Line 85: | Line 82: | ||
| frequency = 200 MHz | | frequency = 200 MHz | ||
| max frequency = 1300 MHz | | max frequency = 1300 MHz | ||
− | | max memory = 1700 | + | | max memory = 1700 MiB |
| output edp = Yes | | output edp = Yes | ||
| output dp = Yes | | output dp = Yes | ||
Line 114: | Line 111: | ||
== Features == | == Features == | ||
− | {{ | + | {{x86 features |
| em64t = Yes | | em64t = Yes | ||
| nx = Yes | | nx = Yes |
Latest revision as of 16:19, 13 December 2017
Edit Values | |||||||||||||
Intel Core i5-4670R | |||||||||||||
General Info | |||||||||||||
Designer | Intel | ||||||||||||
Manufacturer | Intel | ||||||||||||
Model Number | i5-4670R | ||||||||||||
Part Number | CL8064701508403 | ||||||||||||
S-Spec | SR18M | ||||||||||||
Market | Desktop | ||||||||||||
Introduction | June 2, 2013 (announced) June 4, 2013 (launched) | ||||||||||||
Shop | Amazon | ||||||||||||
General Specs | |||||||||||||
Family | Core i5 | ||||||||||||
Locked | Yes | ||||||||||||
Frequency | 3000 MHz | ||||||||||||
Turbo Frequency | 3700 MHz (1 core), 3600 MHz (2 cores), 3500 MHz (3 cores), 3500 MHz (4 cores) | ||||||||||||
Bus type | DMI 2.0 | ||||||||||||
Bus rate | 5 GT/s | ||||||||||||
Clock multiplier | 30 | ||||||||||||
Microarchitecture | |||||||||||||
Microarchitecture | Haswell | ||||||||||||
Core Family | 06 | ||||||||||||
Core Model | 46 | ||||||||||||
Core Stepping | C0 | ||||||||||||
Process | 22 nm | ||||||||||||
Word Size | 64 bits | ||||||||||||
Cores | 4 | ||||||||||||
Threads | 4 | ||||||||||||
Max Memory | 32 GiB | ||||||||||||
Multiprocessing | |||||||||||||
Max SMP | 1-Way (Uniprocessor) | ||||||||||||
Electrical | |||||||||||||
TDP | 65 W | ||||||||||||
OP Temperature | – 71.35 C | ||||||||||||
Packaging | |||||||||||||
|
The Core i5-4670R is a quad core 64-bit desktop microprocessor released by Intel in 2013. The microprocessor is based on the Haswell microarchitecture. This MPU includes the Intel Iris Pro 5200 integrated graphic and features the 128 MB L4$ Crystal Well cache.
Contents
Cache[edit]
- Main article: Haswell § Cache
This specific microprocessor includes the Crystal Well cache.
Cache Info [Edit Values] | ||
L1I$ | 128 KiB 131,072 B 0.125 MiB |
4x32 KiB 8-way set associative (per core, write-back) |
L1D$ | 128 KiB 131,072 B 0.125 MiB |
4x32 KiB 8-way set associative (per core, write-back) |
L2$ | 1 MiB 1,024 KiB 1,048,576 B 9.765625e-4 GiB |
4x256 KiB 8-way set associative (per core, write-back) |
L3$ | 4 MiB 4,096 KiB 4,194,304 B 0.00391 GiB |
12-way set associative (shared) |
L4$ | 128 MiB 131,072 KiB 134,217,728 B 0.125 GiB |
16-way set associative (see Crystal Well) |
Graphics[edit]
Integrated Graphic Information | |
GPU | Intel Iris Pro Graphics 5200 |
Displays | 3 |
Frequency | 200 MHz 0.2 GHz
200,000 KHz |
Max frequency | 1300 MHz 1.3 GHz
1,300,000 KHz |
Max memory | 1700 MiB 1,740,800 KiB
1,782,579,200 B 1.66 GiB |
Output | DisplayPort, Embedded DisplayPort, HDMI, VGA |
DirectX | 11.1 |
OpenGL | 4.3 |
Max HDMI Res | 3840x2160 @60 Hz |
Max DP Res | 3840x2160 @60 Hz |
Max VGA Res | 2880x1800 @60 Hz |
Memory controller[edit]
Integrated Memory Controller | |
Type | DDR3-1333, DDR3L-1333, DDR3-1600, DDR3L-1600 |
Controllers | 1 |
Channels | 2 |
ECC Support | No |
Max bandwidth | 25,600 MB/s |
Max memory | 32,768 MB |
Features[edit]
[Edit/Modify Supported Features]
![]() |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||
|
Facts about "Core i5-4670R - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i5-4670R - Intel#package + |
base frequency | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
bus rate | 5,000 MT/s (5 GT/s, 5,000,000 kT/s) + |
bus type | DMI 2.0 + |
clock multiplier | 30 + |
core count | 4 + |
core family | 06 + |
core model | 46 + |
core stepping | C0 + |
designer | Intel + |
family | Core i5 + |
first announced | June 2, 2013 + |
first launched | June 4, 2013 + |
full page name | intel/core i5/i5-4670r + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has feature | Crystal Well +, integrated gpu +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and Turbo Boost Technology 2.0 + |
has intel turbo boost technology 2 0 | true + |
has locked clock multiplier | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | Intel Iris Pro Graphics 5200 + |
integrated gpu base frequency | 200 MHz (0.2 GHz, 200,000 KHz) + |
integrated gpu max frequency | 1,300 MHz (1.3 GHz, 1,300,000 KHz) + |
integrated gpu max memory | 1,700 MiB (1,740,800 KiB, 1,782,579,200 B, 1.66 GiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ description | 12-way set associative + |
l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
l4$ description | 16-way set associative + |
l4$ size | 128 MiB (131,072 KiB, 134,217,728 B, 0.125 GiB) + |
ldate | June 4, 2013 + |
manufacturer | Intel + |
market segment | Desktop + |
max cpu count | 1 + |
max memory | 32,768 MiB (33,554,432 KiB, 34,359,738,368 B, 32 GiB, 0.0313 TiB) + |
max operating temperature | 71.35 C + |
microarchitecture | Haswell + |
model number | i5-4670R + |
name | Intel Core i5-4670R + |
package | FCBGA-1364 + |
part number | CL8064701508403 + |
process | 22 nm (0.022 μm, 2.2e-5 mm) + |
s-spec | SR18M + |
smp max ways | 1 + |
tdp | 65 W (65,000 mW, 0.0872 hp, 0.065 kW) + |
thread count | 4 + |
turbo frequency (1 core) | 3,700 MHz (3.7 GHz, 3,700,000 kHz) + |
turbo frequency (2 cores) | 3,600 MHz (3.6 GHz, 3,600,000 kHz) + |
turbo frequency (3 cores) | 3,500 MHz (3.5 GHz, 3,500,000 kHz) + |
turbo frequency (4 cores) | 3,500 MHz (3.5 GHz, 3,500,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |