From WikiChip
Difference between revisions of "intel/core m/m5-6y54"
< intel‎ | core m

 
(18 intermediate revisions by 5 users not shown)
Line 1: Line 1:
−
{{intel title|Core M5-6Y54}}
+
{{intel title|Core m5-6Y54}}
−
{{mpu
+
{{chip
−
| name               = Core M5-6Y54
+
|name=Core m5-6Y54
−
| no image           = Yes
+
|image=skylake y (front).png
−
| image              =  
+
|image size=250px
−
| image size         =
+
|designer=Intel
−
| caption            =  
+
|manufacturer=Intel
−
| designer           = Intel
+
|model number=m5-6Y54
−
| manufacturer       = Intel
+
|part number=HE8066201930524
−
| model number       = M5-6Y54
+
|s-spec=SR2EM
−
| part number         = HE8066201930524
+
|market=Mobile
−
| market             = Mobile
+
|first announced=September 1, 2015
−
| first announced     =  
+
|first launched=September 27, 2015
−
| first launched     = September 1, 2015
+
|release price=$281
−
| last order          =  
+
|family=Core m5
−
| last shipment      =
+
|series=m-6Y
−
 
+
|locked=Yes
−
| family             = Core M5
+
|frequency=1100 MHz
−
| series             = 6000
+
|turbo frequency1=2,700 MHz
−
| locked             = Yes
+
|turbo frequency2=2,400 MHz
−
| frequency           = 1100 MHz
+
|turbo frequency=Yes
−
| turbo frequency    = Yes
+
|bus type=DMI 3.0
−
| turbo frequency1    = 2700 GHz
+
|clock multiplier=11
−
| turbo frequency2    =  
+
|isa=x86-64
−
| bus type           = DMI 3.0
+
|isa family=x86
−
| bus speed          =
+
|microarch=Skylake
−
| bus rate            =
+
|platform=Skylake
−
| clock multiplier   = 11
+
|core name=Skylake Y
−
| s-spec              = SR2EM
+
|core family=6
−
| s-spec es          =
+
|core model=78
−
| s-spec qs          =
+
|core stepping=D1
−
| cpuid              =  
+
|process=14 nm
−
 
+
|transistors=1,750,000,000
−
| microarch           = Skylake
+
|technology=CMOS
−
| platform           =
+
|die area=98.57 mm²
−
| chipset            =  
+
|die length=10.3 mm
−
| core name           = Skylake Y
+
|die width=9.57 mm
−
| core family         =  
+
|mcp=Yes
−
| core model         =  
+
|die count=2
−
| core stepping       = D1
+
|word size=64 bit
−
| process             = 14 nm
+
|core count=2
−
| transistors         =  
+
|thread count=4
−
| technology         = CMOS
+
|max cpus=1
−
| die size            =  
+
|max memory=16 GiB
−
| word size           = 64 bit
+
|sdp=3 W
−
| core count         = 2
+
|tdp=4.5 W
−
| thread count       = 4
+
|ctdp down=3.5 W
−
| max cpus           = 1
+
|ctdp down frequency=600 MHz
−
| max memory         = 16 GB
+
|ctdp up=7 W
−
 
+
|ctdp up frequency=1500 MHz
−
| electrical          = Yes
+
|tjunc min=5 °C
−
| v core              =
+
|tjunc max=100 °C
−
| v core tolerance    =
+
|package name 1=intel,fcbga_1515
−
| sdp                 = 3 W
 
−
| tdp                 = 4.5 W
 
−
| ctdp down           = 3.5 W
 
−
| ctdp down frequency = 600 MHz
 
−
| ctdp up             = 7 W
 
−
| ctdp up frequency   = 1500 MHz
 
−
| temp max            = 100 °C
 
−
| temp min            = 0 °C
 
−
 
 
−
| packaging          = Yes
 
−
| package             = FCBGA-1515
 
−
| package type        = FCBGA
 
−
| package pitch      = 0.4 mm
 
−
| package size        = 20 mm x 16.5 mm
 
−
| socket              = BGA-1515
 
−
| socket type        = BGA
 
 
}}
 
}}
−
The '''Core M5-6Y54''' is an ultra-low power dual-core {{arch|64}} [[x86]] microprocessor introduced by [[Intel]] in late 2015. This MPU operates at 1.1 GHz with a max turbo frequency of 2.7 GHz. This chip, which is manufactured in [[14 nm process]] based on the {{intel|Skylake}} microarchitecture and incorporates Intel's {{intel|HD Graphics 515}} Gen9 GPU clocked at 300 MHz with turbo frequency of 900 MHz.
+
'''Core M5-6Y54''' is an ultra-low power {{arch|64}} [[dual-core]] [[x86]] microprocessor introduced by [[Intel]] in late 2015. This MPU operates at 1.1 GHz with a max turbo frequency of 2.7 GHz. This chip, which is manufactured on a [[14 nm process]], is based on the {{intel|Skylake}} microarchitecture. The Core M5-6Y54 incorporates Intel's {{intel|HD Graphics 515}} Gen9 GPU clocked at 300 MHz with turbo frequency of 900 MHz.
  
 
== Cache ==
 
== Cache ==
 
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
 
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
−
{{cache info
+
{{cache size
−
|l1i cache=64 KB
+
|l1 cache=128 KiB
−
|l1i break=2x32 KB
+
|l1i cache=64 KiB
 +
|l1i break=2x32 KiB
 
|l1i desc=8-way set associative
 
|l1i desc=8-way set associative
−
|l1i extra=(per core)
+
|l1d cache=64 KiB
−
|l1d cache=64 KB
+
|l1d break=2x32 KiB
−
|l1d break=2x32 KB
 
 
|l1d desc=8-way set associative
 
|l1d desc=8-way set associative
−
|l1d extra=(per core)
+
|l1d policy=write-back
−
|l2 cache=512 MB
+
|l2 cache=512 KiB
−
|l2 break=2x256 KB
+
|l2 break=2x256 KiB
 
|l2 desc=4-way set associative
 
|l2 desc=4-way set associative
−
|l2 extra=(per core)
+
|l2 policy=write-back
−
|l3 cache=4 MB
+
|l3 cache=4 MiB
−
|l3 break=2x2 MB
+
|l3 break=2x2 MiB
−
|l3 desc=
+
|l3 policy=write-back
−
|l3 extra=(shared LLC)
+
}}
 +
 
 +
== Memory controller ==
 +
{{memory controller
 +
|type=LPDDR3-1866
 +
|type 2=DDR3L-1600
 +
|ecc=No
 +
|max mem=16 GiB
 +
|controllers=1
 +
|channels=2
 +
|max bandwidth=27.81 GiB/s
 +
|bandwidth schan=13.91 GiB/s
 +
|bandwidth dchan=27.81 GiB/s
 +
}}
 +
 
 +
== Expansions ==
 +
{{expansions
 +
| pcie revision      = 3.0
 +
| pcie lanes        = 10
 +
| pcie config        = 1x4
 +
| pcie config 2      = 2x2
 +
| pcie config 3      = 1x2+2x1
 +
| pcie config 4      = 4x1
 
}}
 
}}
  
 
== Graphics ==
 
== Graphics ==
−
{{integrated graphic
+
{{integrated graphics
−
| gpu                = Intel HD Graphics 515
+
| gpu                = HD Graphics 515
 
| device id          = 0x191E
 
| device id          = 0x191E
 +
| designer            = Intel
 
| execution units    = 24
 
| execution units    = 24
−
| displays           = 3
+
| max displays       = 3
 +
| max memory          = 16 GiB
 
| frequency          = 300 MHz
 
| frequency          = 300 MHz
 
| max frequency      = 900 MHz
 
| max frequency      = 900 MHz
−
| max memory          = 16 GB
 
  
 
| output crt          =  
 
| output crt          =  
Line 111: Line 118:
 
| output dvi          = Yes
 
| output dvi          = Yes
  
−
| directx ver         = 12
+
| directx ver       = 12
−
| opengl ver         = 4.4
+
| opengl ver         = 4.4
−
| opencl ver         = 2.0
+
| opencl ver         = 2.0
−
| opengl es ver      =
+
| hdmi ver           = 1.4a
−
| hdmi ver           = 1.4a
+
| dp ver            = 1.2
−
| dvi ver            =
+
| edp ver           = 1.3
−
| dsi ver            =
+
| max res hdmi       = 4096x2304
−
| vulkan ver          =
+
| max res hdmi freq = 24 Hz
−
| dp ver              = 1.2
+
| max res dp         = 3840x2160
−
| edp ver             = 1.3
+
| max res dp freq   = 60 Hz
−
 
+
| max res edp       = 3840x2160
−
| max res hdmi       = 4096x2160
+
| max res edp freq   = 60 Hz
−
| max res hdmi freq   = 24 Hz
+
| max res vga       =  
−
| max res dvi         =
+
| max res vga freq   =  
−
| max res dvi freq    =
 
−
| max res dsi        =
 
−
| max res dsi freq    =
 
−
| max res dp          = 3840x2160
 
−
| max res dp freq     = 60 Hz
 
−
| max res dp 2       = 2880x1800
 
−
| max res dp 2 freq  = 60 Hz
 
−
| max res edp        = 3840x2160
 
−
| max res edp freq   = 60 Hz
 
−
| max res edp 2      = 2880x1800
 
−
| max res edp 2 freq  = 60 Hz
 
−
| max res vga         =  
 
−
| max res vga freq   =
 
  
−
| intel quick sync   = Yes
+
| features            = Yes
−
| intel intru 3d     = Yes
+
| intel quick sync     = Yes
−
| intel insider     = Yes
+
| intel intru 3d       = Yes
−
| intel widi         = Yes
+
| intel insider       =  
−
| intel fdi         = Yes
+
| intel widi           =  
−
| intel clear video = Yes
+
| intel fdi           =
 +
| intel clear video    = Yes
 +
| intel clear video hd = Yes
 
}}
 
}}
 +
{{skylake hardware accelerated video table|col=1}}
  
−
== Memory controller ==
+
== Features ==  
−
{{integrated memory controller
+
{{x86 features
−
| type              = LPDDR3-1866
+
|real=Yes
−
| type 1            = LPDDR3-1600
+
|protected=Yes
−
| controllers        = 1
+
|smm=Yes
−
| channels          = 2
+
|fpu=Yes
−
| ecc support        = No
+
|x8616=Yes
−
| max bandwidth      = 29.8 GB/s
+
|x8632=Yes
−
| max memory        = 16 GB
+
|x8664=Yes
−
}}
+
|nx=Yes
 +
|mmx=Yes
 +
|emmx=Yes
 +
|sse=Yes
 +
|sse2=Yes
 +
|sse3=Yes
 +
|ssse3=Yes
 +
|sse41=Yes
 +
|sse42=Yes
 +
|sse4a=No
 +
|avx=Yes
 +
|avx2=Yes
  
−
== Expansions ==
+
|abm=Yes
−
{{mpu expansions
+
|tbm=No
−
| pcie revision      = 3.0
+
|bmi1=Yes
−
| pcie lanes        = 10
+
|bmi2=Yes
−
| pcie config        = 1x4
+
|fma3=No
−
| pcie config 1      = 2x2
+
|fma4=No
−
| pcie config 2      = 1x2+2x1
+
|aes=Yes
−
| pcie config 3      = 4x16x1
+
|rdrand=Yes
 +
|sha=No
 +
|xop=No
 +
|adx=Yes
 +
|clmul=Yes
 +
|f16c=Yes
 +
|tbt1=No
 +
|tbt2=Yes
 +
|tbmt3=No
 +
|bpt=No
 +
|eist=Yes
 +
|sst=No
 +
|flex=Yes
 +
|fastmem=No
 +
|isrt=Yes
 +
|sba=No
 +
|mwt=Yes
 +
|sipp=No
 +
|att=No
 +
|ipt=No
 +
|tsx=No
 +
|txt=No
 +
|ht=Yes
 +
|vpro=No
 +
|vtx=Yes
 +
|vtd=Yes
 +
|ept=Yes
 +
|mpx=Yes
 +
|sgx=Yes
 +
|securekey=Yes
 +
|osguard=Yes
 +
|3dnow=No
 +
|e3dnow=No
 +
|smartmp=No
 +
|powernow=No
 +
|amdvi=No
 +
|amdv=No
 +
|amdsme=No
 +
|amdtsme=No
 +
|amdsev=No
 +
|rvi=No
 +
|smt=No
 +
|sensemi=No
 +
|xfr=No
 
}}
 
}}
  
−
== Features ==  
+
== Drivers ==
−
{{mpu features
+
* [[drivers url::https://downloadcenter.intel.com/product/94026|Drivers]]
−
| em64t      = Yes
 
−
| nx          = Yes
 
−
| txt        =
 
−
| tsx        =
 
−
| vpro        =
 
−
| ht          = Yes
 
−
| tbt1        =
 
−
| tbt2        = Yes
 
−
| bpt        =
 
−
| vt-x        = Yes
 
−
| vt-d        = Yes
 
−
| ept        = Yes
 
−
| mmx        = Yes
 
−
| sse        = Yes
 
−
| sse2        = Yes
 
−
| sse3        = Yes
 
−
| ssse3      = Yes
 
−
| sse4        = Yes
 
−
| sse4.1      = Yes
 
−
| sse4.2      = Yes
 
−
| aes        = Yes
 
−
| pclmul      = Yes
 
−
| avx        = Yes
 
−
| avx2        = Yes
 
−
| bmi        = Yes
 
−
| bmi1        = Yes
 
−
| bmi2        = Yes
 
−
| f16c        = Yes
 
−
| fma3        = Yes
 
−
| mpx        = Yes
 
−
| sgx        = Yes
 
−
| eist        = Yes
 
−
| secure key  = Yes
 
−
| os guard    = Yes
 
−
| intel at    =
 
−
}}
 

Latest revision as of 16:58, 28 August 2018

Edit Values
Core m5-6Y54
skylake y (front).png
General Info
DesignerIntel
ManufacturerIntel
Model Numberm5-6Y54
Part NumberHE8066201930524
S-SpecSR2EM
MarketMobile
IntroductionSeptember 1, 2015 (announced)
September 27, 2015 (launched)
Release Price$281
ShopAmazon
General Specs
FamilyCore m5
Seriesm-6Y
LockedYes
Frequency1100 MHz
Turbo FrequencyYes
Turbo Frequency2,700 MHz (1 core),
2,400 MHz (2 cores)
Bus typeDMI 3.0
Clock multiplier11
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureSkylake
PlatformSkylake
Core NameSkylake Y
Core Family6
Core Model78
Core SteppingD1
Process14 nm
Transistors1,750,000,000
TechnologyCMOS
Die98.57 mm²
10.3 mm × 9.57 mm
MCPYes (2 dies)
Word Size64 bit
Cores2
Threads4
Max Memory16 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
SDP3 W
TDP4.5 W
cTDP down3.5 W
cTDP down frequency600 MHz
cTDP up7 W
cTDP up frequency1500 MHz
Tjunction5 °C – 100 °C
Packaging
PackageFCBGA-1515 (BGA)
Dimension20 mm × 16.5 mm × 0.5 mm
Pitch0.4 mm
Contacts1515

Core M5-6Y54 is an ultra-low power 64-bit dual-core x86 microprocessor introduced by Intel in late 2015. This MPU operates at 1.1 GHz with a max turbo frequency of 2.7 GHz. This chip, which is manufactured on a 14 nm process, is based on the Skylake microarchitecture. The Core M5-6Y54 incorporates Intel's HD Graphics 515 Gen9 GPU clocked at 300 MHz with turbo frequency of 900 MHz.

Cache[edit]

Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$128 KiB
131,072 B
0.125 MiB
L1I$64 KiB
65,536 B
0.0625 MiB
2x32 KiB8-way set associative 
L1D$64 KiB
65,536 B
0.0625 MiB
2x32 KiB8-way set associativewrite-back
L2$512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
  2x256 KiB4-way set associativewrite-back
L3$4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
  2x2 MiB write-back

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeLPDDR3-1866, DDR3L-1600
Supports ECCNo
Max Mem16 GiB
Controllers1
Channels2
Max Bandwidth27.81 GiB/s
28,477.44 MiB/s
29.861 GB/s
29,860.76 MB/s
0.0272 TiB/s
0.0299 TB/s
Bandwidth
Single 13.91 GiB/s
Double 27.81 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes10
Configs1x4, 2x2, 1x2+2x1, 4x1


Graphics[edit]

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUHD Graphics 515
DesignerIntelDevice ID0x191E
Execution Units24Max Displays3
Max Memory16 GiB
16,384 MiB
16,777,216 KiB
17,179,869,184 B
Frequency300 MHz
0.3 GHz
300,000 KHz
Burst Frequency900 MHz
0.9 GHz
900,000 KHz
OutputDP, eDP, HDMI, DVI
Max Resolution
HDMI4096x2304 @24 Hz
DP3840x2160 @60 Hz
eDP3840x2160 @60 Hz
Standards
DirectX12
OpenGL4.4
OpenCL2.0
DP1.2
eDP1.3
HDMI1.4a
Additional Features
Intel Quick Sync Video
Intel InTru 3D
Intel Clear Video
Intel Clear Video HD

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
TBT 2.0Turbo Boost Technology 2.0
EISTEnhanced SpeedStep Technology
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
MPXMemory Protection Extensions
SGXSoftware Guard Extensions
Secure KeySecure Key Technology
SMEPOS Guard Technology
Flex MemoryFlex Memory Access
ISRTSmart Response Technology
MWTMy WiFi Technology

Drivers[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_m/m5-6y54&oldid=81873"
Facts about "Core m5-6Y54 - Intel"
RDF feed
device id0x191E +
has featureintegrated gpu +
integrated gpuIntel HD Graphics 515 +
integrated gpu base frequency300 MHz (0.3 GHz, 300,000 KHz) +
integrated gpu max frequency900 MHz (0.9 GHz, 900,000 KHz) +
l1d$ description8-way set associative +
l1i$ description8-way set associative +
l2$ description4-way set associative +