From WikiChip
Difference between revisions of "intel/core m/m5-6y54"
(Created page with "{{intel title|Core M5-6Y54}} {{mpu | name = Core M5-6Y54 | no image = Yes | image = | image size = | caption =...") |
|||
(19 intermediate revisions by 5 users not shown) | |||
Line 1: | Line 1: | ||
− | {{intel title|Core | + | {{intel title|Core m5-6Y54}} |
− | {{ | + | {{chip |
− | | name | + | |name=Core m5-6Y54 |
− | | | + | |image=skylake y (front).png |
− | | | + | |image size=250px |
− | | | + | |designer=Intel |
− | | | + | |manufacturer=Intel |
+ | |model number=m5-6Y54 | ||
+ | |part number=HE8066201930524 | ||
+ | |s-spec=SR2EM | ||
+ | |market=Mobile | ||
+ | |first announced=September 1, 2015 | ||
+ | |first launched=September 27, 2015 | ||
+ | |release price=$281 | ||
+ | |family=Core m5 | ||
+ | |series=m-6Y | ||
+ | |locked=Yes | ||
+ | |frequency=1100 MHz | ||
+ | |turbo frequency1=2,700 MHz | ||
+ | |turbo frequency2=2,400 MHz | ||
+ | |turbo frequency=Yes | ||
+ | |bus type=DMI 3.0 | ||
+ | |clock multiplier=11 | ||
+ | |isa=x86-64 | ||
+ | |isa family=x86 | ||
+ | |microarch=Skylake | ||
+ | |platform=Skylake | ||
+ | |core name=Skylake Y | ||
+ | |core family=6 | ||
+ | |core model=78 | ||
+ | |core stepping=D1 | ||
+ | |process=14 nm | ||
+ | |transistors=1,750,000,000 | ||
+ | |technology=CMOS | ||
+ | |die area=98.57 mm² | ||
+ | |die length=10.3 mm | ||
+ | |die width=9.57 mm | ||
+ | |mcp=Yes | ||
+ | |die count=2 | ||
+ | |word size=64 bit | ||
+ | |core count=2 | ||
+ | |thread count=4 | ||
+ | |max cpus=1 | ||
+ | |max memory=16 GiB | ||
+ | |sdp=3 W | ||
+ | |tdp=4.5 W | ||
+ | |ctdp down=3.5 W | ||
+ | |ctdp down frequency=600 MHz | ||
+ | |ctdp up=7 W | ||
+ | |ctdp up frequency=1500 MHz | ||
+ | |tjunc min=5 °C | ||
+ | |tjunc max=100 °C | ||
+ | |package name 1=intel,fcbga_1515 | ||
+ | }} | ||
+ | '''Core M5-6Y54''' is an ultra-low power {{arch|64}} [[dual-core]] [[x86]] microprocessor introduced by [[Intel]] in late 2015. This MPU operates at 1.1 GHz with a max turbo frequency of 2.7 GHz. This chip, which is manufactured on a [[14 nm process]], is based on the {{intel|Skylake}} microarchitecture. The Core M5-6Y54 incorporates Intel's {{intel|HD Graphics 515}} Gen9 GPU clocked at 300 MHz with turbo frequency of 900 MHz. | ||
+ | |||
+ | == Cache == | ||
+ | {{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | ||
+ | {{cache size | ||
+ | |l1 cache=128 KiB | ||
+ | |l1i cache=64 KiB | ||
+ | |l1i break=2x32 KiB | ||
+ | |l1i desc=8-way set associative | ||
+ | |l1d cache=64 KiB | ||
+ | |l1d break=2x32 KiB | ||
+ | |l1d desc=8-way set associative | ||
+ | |l1d policy=write-back | ||
+ | |l2 cache=512 KiB | ||
+ | |l2 break=2x256 KiB | ||
+ | |l2 desc=4-way set associative | ||
+ | |l2 policy=write-back | ||
+ | |l3 cache=4 MiB | ||
+ | |l3 break=2x2 MiB | ||
+ | |l3 policy=write-back | ||
+ | }} | ||
+ | |||
+ | == Memory controller == | ||
+ | {{memory controller | ||
+ | |type=LPDDR3-1866 | ||
+ | |type 2=DDR3L-1600 | ||
+ | |ecc=No | ||
+ | |max mem=16 GiB | ||
+ | |controllers=1 | ||
+ | |channels=2 | ||
+ | |max bandwidth=27.81 GiB/s | ||
+ | |bandwidth schan=13.91 GiB/s | ||
+ | |bandwidth dchan=27.81 GiB/s | ||
+ | }} | ||
+ | |||
+ | == Expansions == | ||
+ | {{expansions | ||
+ | | pcie revision = 3.0 | ||
+ | | pcie lanes = 10 | ||
+ | | pcie config = 1x4 | ||
+ | | pcie config 2 = 2x2 | ||
+ | | pcie config 3 = 1x2+2x1 | ||
+ | | pcie config 4 = 4x1 | ||
+ | }} | ||
+ | |||
+ | == Graphics == | ||
+ | {{integrated graphics | ||
+ | | gpu = HD Graphics 515 | ||
+ | | device id = 0x191E | ||
| designer = Intel | | designer = Intel | ||
− | | | + | | execution units = 24 |
− | | | + | | max displays = 3 |
− | | | + | | max memory = 16 GiB |
− | + | | frequency = 300 MHz | |
− | + | | max frequency = 900 MHz | |
− | | | ||
− | |||
− | | | ||
− | | | + | | output crt = |
− | | | + | | output sdvo = |
− | | | + | | output dsi = |
− | | | + | | output edp = Yes |
− | + | | output dp = Yes | |
− | | | + | | output hdmi = Yes |
− | + | | output vga = | |
− | + | | output dvi = Yes | |
− | |||
− | | | ||
− | | | ||
− | | | ||
− | |||
− | |||
− | |||
− | | | + | | directx ver = 12 |
− | | | + | | opengl ver = 4.4 |
− | | | + | | opencl ver = 2.0 |
− | | | + | | hdmi ver = 1.4a |
− | | | + | | dp ver = 1.2 |
− | | | + | | edp ver = 1.3 |
− | | | + | | max res hdmi = 4096x2304 |
− | | | + | | max res hdmi freq = 24 Hz |
− | | | + | | max res dp = 3840x2160 |
− | | | + | | max res dp freq = 60 Hz |
− | | | + | | max res edp = 3840x2160 |
− | | | + | | max res edp freq = 60 Hz |
− | | | + | | max res vga = |
− | + | | max res vga freq = | |
− | |||
− | | max | ||
− | | | + | | features = Yes |
− | | | + | | intel quick sync = Yes |
− | | | + | | intel intru 3d = Yes |
− | | | + | | intel insider = |
− | + | | intel widi = | |
− | | | + | | intel fdi = |
− | | | + | | intel clear video = Yes |
− | | | + | | intel clear video hd = Yes |
− | | | + | }} |
− | + | {{skylake hardware accelerated video table|col=1}} | |
− | | | ||
− | | | + | == Features == |
− | | | + | {{x86 features |
− | | | + | |real=Yes |
− | | | + | |protected=Yes |
− | | | + | |smm=Yes |
− | | | + | |fpu=Yes |
− | | | + | |x8616=Yes |
+ | |x8632=Yes | ||
+ | |x8664=Yes | ||
+ | |nx=Yes | ||
+ | |mmx=Yes | ||
+ | |emmx=Yes | ||
+ | |sse=Yes | ||
+ | |sse2=Yes | ||
+ | |sse3=Yes | ||
+ | |ssse3=Yes | ||
+ | |sse41=Yes | ||
+ | |sse42=Yes | ||
+ | |sse4a=No | ||
+ | |avx=Yes | ||
+ | |avx2=Yes | ||
+ | |||
+ | |abm=Yes | ||
+ | |tbm=No | ||
+ | |bmi1=Yes | ||
+ | |bmi2=Yes | ||
+ | |fma3=No | ||
+ | |fma4=No | ||
+ | |aes=Yes | ||
+ | |rdrand=Yes | ||
+ | |sha=No | ||
+ | |xop=No | ||
+ | |adx=Yes | ||
+ | |clmul=Yes | ||
+ | |f16c=Yes | ||
+ | |tbt1=No | ||
+ | |tbt2=Yes | ||
+ | |tbmt3=No | ||
+ | |bpt=No | ||
+ | |eist=Yes | ||
+ | |sst=No | ||
+ | |flex=Yes | ||
+ | |fastmem=No | ||
+ | |isrt=Yes | ||
+ | |sba=No | ||
+ | |mwt=Yes | ||
+ | |sipp=No | ||
+ | |att=No | ||
+ | |ipt=No | ||
+ | |tsx=No | ||
+ | |txt=No | ||
+ | |ht=Yes | ||
+ | |vpro=No | ||
+ | |vtx=Yes | ||
+ | |vtd=Yes | ||
+ | |ept=Yes | ||
+ | |mpx=Yes | ||
+ | |sgx=Yes | ||
+ | |securekey=Yes | ||
+ | |osguard=Yes | ||
+ | |3dnow=No | ||
+ | |e3dnow=No | ||
+ | |smartmp=No | ||
+ | |powernow=No | ||
+ | |amdvi=No | ||
+ | |amdv=No | ||
+ | |amdsme=No | ||
+ | |amdtsme=No | ||
+ | |amdsev=No | ||
+ | |rvi=No | ||
+ | |smt=No | ||
+ | |sensemi=No | ||
+ | |xfr=No | ||
}} | }} | ||
− | + | ||
+ | == Drivers == | ||
+ | * [[drivers url::https://downloadcenter.intel.com/product/94026|Drivers]] |
Latest revision as of 16:58, 28 August 2018
Edit Values | |
Core m5-6Y54 | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | m5-6Y54 |
Part Number | HE8066201930524 |
S-Spec | SR2EM |
Market | Mobile |
Introduction | September 1, 2015 (announced) September 27, 2015 (launched) |
Release Price | $281 |
Shop | Amazon |
General Specs | |
Family | Core m5 |
Series | m-6Y |
Locked | Yes |
Frequency | 1100 MHz |
Turbo Frequency | Yes |
Turbo Frequency | 2,700 MHz (1 core), 2,400 MHz (2 cores) |
Bus type | DMI 3.0 |
Clock multiplier | 11 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Skylake |
Platform | Skylake |
Core Name | Skylake Y |
Core Family | 6 |
Core Model | 78 |
Core Stepping | D1 |
Process | 14 nm |
Transistors | 1,750,000,000 |
Technology | CMOS |
Die | 98.57 mm² 10.3 mm × 9.57 mm |
MCP | Yes (2 dies) |
Word Size | 64 bit |
Cores | 2 |
Threads | 4 |
Max Memory | 16 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
SDP | 3 W |
TDP | 4.5 W |
cTDP down | 3.5 W |
cTDP down frequency | 600 MHz |
cTDP up | 7 W |
cTDP up frequency | 1500 MHz |
Tjunction | 5 °C – 100 °C |
Packaging | |
Package | FCBGA-1515 (BGA) |
Dimension | 20 mm × 16.5 mm × 0.5 mm |
Pitch | 0.4 mm |
Contacts | 1515 |
Core M5-6Y54 is an ultra-low power 64-bit dual-core x86 microprocessor introduced by Intel in late 2015. This MPU operates at 1.1 GHz with a max turbo frequency of 2.7 GHz. This chip, which is manufactured on a 14 nm process, is based on the Skylake microarchitecture. The Core M5-6Y54 incorporates Intel's HD Graphics 515 Gen9 GPU clocked at 300 MHz with turbo frequency of 900 MHz.
Cache[edit]
- Main article: Skylake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
Expansion Options
|
||||||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
[Edit] Skylake (Gen9) Hardware Accelerated Video Capabilities | |||||||
---|---|---|---|---|---|---|---|
Codec | Encode | Decode | |||||
Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
MPEG-2 (H.262) | Main | High | 1080p (FHD) | Main | Main, High | 1080p (FHD) | |
MPEG-4 AVC (H.264) | High, Main | 5.1 | 2160p (4K) | Main, High, SHP, MHP | 5.1 | 2160p (4K) | |
JPEG/MJPEG | Baseline | - | 16k x 16k | Baseline | Unified | 16k x 16k | |
HEVC (H.265) | Main | 5.1 | 2160p (4K) | Main, Main 10 | 5.1 | 2160p (4K) | |
VC-1 | ✘ | Advanced, Main, Simple | 3, High | 3840x3840 | |||
VP8 | Unified | Unified | - | 0 | Unified | 1080p | |
VP9 | ✘ | 0 | Unified | 2160p (4K) |
Features[edit]
[Edit/Modify Supported Features]
Drivers[edit]
Facts about "Core m5-6Y54 - Intel"
device id | 0x191E + |
has feature | integrated gpu + |
integrated gpu | Intel HD Graphics 515 + |
integrated gpu base frequency | 300 MHz (0.3 GHz, 300,000 KHz) + |
integrated gpu max frequency | 900 MHz (0.9 GHz, 900,000 KHz) + |
l1d$ description | 8-way set associative + |
l1i$ description | 8-way set associative + |
l2$ description | 4-way set associative + |