From WikiChip
Difference between revisions of "intel/core i7/i7-5500du"
< intel‎ | core i7

m (Bot: moving all {{mpu}} to {{chip}})
 
(6 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{intel title|Core i7-5500DU}}
 
{{intel title|Core i7-5500DU}}
−
{{mpu
+
{{chip
−
| name               = Intel Core i7-5500DU
+
| name               = Intel Core i7-5500DU
−
| no image           = Yes
+
| no image           = Yes
−
| image             =  
+
| image               =  
−
| image size         =  
+
| image size         =  
−
| caption            =  
+
| caption             =
−
| manufacturer       = Intel
+
| designer           = Intel
−
| model number       = i7-5500DU
+
| manufacturer       = Intel
−
| part number       =  
+
| model number       = i7-5500DU
−
| market             = Mobile
+
| part number         = FH8065801620005
−
| first announced   = December 27, 2015
+
| market             = Mobile
−
| first launched     =  
+
| first announced     = December 27, 2015
−
| last order         =  
+
| first launched     = 2016
−
| last shipment     =  
+
| last order         =  
 +
| last shipment       =
 +
| release price      = $393
  
−
| family             = Core i7
+
| family             = Core i7
−
| series             = 5000
+
| series             = 5500DU
−
| locked             = Yes
+
| locked             = Yes
−
| frequency         = 2400 MHz
+
| frequency           = 2,400 MHz
−
| turbo frequency   =  
+
| turbo frequency     =  
−
| turbo frequency1  =  
+
| bus type            = DMI 3.0
−
| turbo frequency2  =  
+
| bus speed          =  
−
| turbo frequency3  =
+
| bus rate            = 8.0 GT/s
−
| turbo frequency4  =  
+
| bus links           =  
−
| bus type           =  
+
| clock multiplier    = 24
−
| bus speed          =  
+
| s-spec              = SR2NT
−
| clock multiplier  = 24
+
| s-spec qs          =
−
| s-spec             =
+
| cpuid              =  
  
−
| microarch         = Skylake
+
| isa family          = x86
−
| platform          =  
+
| isa                = x86-64
−
| core name         =  
+
| microarch           = Broadwell
−
| core stepping     =  
+
| platform           =
−
| process           = 14 nm
+
| chipset            =
−
| die size           =  
+
| core name           = Broadwell U
−
| word size         = 64 bit
+
| core family        =
−
| core count         = 2
+
| core model         =  
−
| thread count       = 4
+
| core stepping       =  
−
| max cpus           = 1
+
| process             = 14 nm
−
| max memory         = 32 GB
+
| transistors        =
 +
| technology          = CMOS
 +
| die area            = <!-- XX mm² -->
 +
| die width           =
 +
| die length          =  
 +
| word size           = 64 bit
 +
| core count         = 2
 +
| thread count       = 4
 +
| max cpus           = 1
 +
| max memory         = 32 GiB
 +
| max memory addr    =
  
−
| electrical        = Yes
 
−
| tdp                = 65 W
 
−
| ctdp down          =
 
−
| ctdp up            =
 
−
| temp max          = 100 C
 
−
| temp min          =
 
  
−
| packaging         =  
+
| v core              =
−
| package           =  
+
| v core tolerance    =
−
| package type       =  
+
| v io                =
−
| package pitch     =  
+
| v io tolerance      =
−
| package size      =  
+
| sdp                =
−
| socket             =  
+
| tdp                =
−
| socket type       =  
+
| tdp typical        =
 +
| ctdp down          =
 +
| ctdp down frequency =
 +
| ctdp up            =
 +
| ctdp up frequency  =
 +
| temp min            =
 +
| temp max            =
 +
| tjunc min          =
 +
| tjunc max          =
 +
| tcase min          = 0 °C
 +
| tcase max          = 100 °C
 +
| tstorage min        =
 +
| tstorage max        =
 +
| tambient min        =
 +
| tambient max        =
 +
 
 +
| packaging           = Yes
 +
| package 0          = FCBGA-1168
 +
| package 0 type     = FCBGA
 +
| package 0 pins      = 1168
 +
| package 0 pitch     = 0.65 mm
 +
| package 0 width    = 40 mm
 +
| package 0 length    = 24 mm
 +
| package 0 height    = 1.5 mm
 +
| socket 0            = BGA-1168
 +
| socket 0 type       = BGA
 +
}}
 +
'''Core i7-5500DU''' is a {{arch|64}} [[dual-core]] [[x86]] performance mobile [[microprocessor]] introduced by [[Intel]] in early [[2016]]. This processor operates at 2.4 GHz and is based on the {{intel|Broadwell|l=arch}} [[microarchitecture]] manufactured on a [[14 nm process]].
 +
 
 +
== Cache ==
 +
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
 +
{{cache info
 +
|l1i cache=64 KiB
 +
|l1i break=2x32 KiB
 +
|l1i desc=8-way set associative
 +
|l1i extra=(per core, write-back)
 +
|l1d cache=64 KiB
 +
|l1d break=2x32 KiB
 +
|l1d desc=8-way set associative
 +
|l1d extra=(per core, write-back)
 +
|l2 cache=512 KiB
 +
|l2 break=2x256 KiB
 +
|l2 desc=4-way set associative
 +
|l2 extra=(per core, write-back)
 +
|l3 cache=4 MiB
 +
|l3 break=2x2 MiB
 +
|l3 desc=16-way set associative
 +
|l3 extra=(shared)
 
}}
 
}}
−
The '''Intel Core i7-5500DU''' is a [[dual core]] [[64-bit architecture|64-bit]] mobile [[microprocessor]] set to release by [[Intel]] in 2016. The microprocessor is based on the [[Skylake]] [[microarchitecture]] using 14nm process.
 
  
−
{{unknown features}}
+
== Graphics ==
 +
No information about the [[integrated graphics processor]] is available.
  
 +
== Memory controller ==
 +
{{integrated memory controller
 +
| type              = DDR3L-1866
 +
| type 2            = LPDDR4-2133
 +
| controllers        = 1
 +
| channels          = 2
 +
| ecc support        = Yes
 +
| max bandwidth      = 31.79 GiB/s
 +
| bandwidth schan    = 15.89 GiB/s
 +
| bandwidth dchan    = 31.79 GiB/s
 +
| max memory        = 32 GiB
 +
| pae                =
 +
}}
  
−
{{stub}}
+
==Expansions==
 +
{{expansions
 +
| pcie revision      = 3.0
 +
| pcie lanes        = 12
 +
| pcie config        = 1x4
 +
| pcie config 1      = 2x2
 +
| pcie config 2      = 1x2+2x1 and 4x1
 +
| usb revision      =
 +
| usb revision 2    =
 +
| usb revision N    =
 +
| usb ports          =
 +
| sata ports        =
 +
| integrated lan    =
 +
| uart              =
 +
}}
 +
 
 +
== Features ==
 +
{{x86 features
 +
| em64t      = Yes
 +
| nx          = Yes
 +
| txt        = Yes
 +
| tsx        =
 +
| vpro        =
 +
| ht          = Yes
 +
| tbt1        =
 +
| tbt2        = Yes
 +
| bpt        =
 +
| vt-x        = Yes
 +
| vt-d        = Yes
 +
| ept        = Yes
 +
| mmx        = Yes
 +
| sse        = Yes
 +
| sse2        = Yes
 +
| sse3        = Yes
 +
| ssse3      = Yes
 +
| sse4        = Yes
 +
| sse4.1      = Yes
 +
| sse4.2      = Yes
 +
| aes        = Yes
 +
| pclmul      = Yes
 +
| avx        = Yes
 +
| avx2        = Yes
 +
| bmi        = Yes
 +
| bmi1        = Yes
 +
| bmi2        = Yes
 +
| f16c        = Yes
 +
| fma3        = Yes
 +
| mpx        = Yes
 +
| sgx        = Yes
 +
| eist        = Yes
 +
| secure key  = Yes
 +
| os guard    = Yes
 +
| intel at    =
 +
| intel ipt  =
 +
}}

Latest revision as of 15:22, 13 December 2017

Edit Values
Intel Core i7-5500DU
General Info
DesignerIntel
ManufacturerIntel
Model Numberi7-5500DU
Part NumberFH8065801620005
S-SpecSR2NT
MarketMobile
IntroductionDecember 27, 2015 (announced)
2016 (launched)
Release Price$393
ShopAmazon
General Specs
FamilyCore i7
Series5500DU
LockedYes
Frequency2,400 MHz
Bus typeDMI 3.0
Bus rate8.0 GT/s
Clock multiplier24
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureBroadwell
Core NameBroadwell U
Process14 nm
TechnologyCMOS
Word Size64 bit
Cores2
Threads4
Max Memory32 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Tcase0 °C – 100 °C

Core i7-5500DU is a 64-bit dual-core x86 performance mobile microprocessor introduced by Intel in early 2016. This processor operates at 2.4 GHz and is based on the Broadwell microarchitecture manufactured on a 14 nm process.

Cache[edit]

Main article: Skylake § Cache
Cache Info [Edit Values]
L1I$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB 8-way set associative (per core, write-back)
L1D$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB 8-way set associative (per core, write-back)
L2$ 512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
2x256 KiB 4-way set associative (per core, write-back)
L3$ 4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
2x2 MiB 16-way set associative (shared)

Graphics[edit]

No information about the integrated graphics processor is available.

Memory controller[edit]

Integrated Memory Controller
Type DDR3L-1866, LPDDR4-2133
Controllers 1
Channels 2
ECC Support Yes
Max bandwidth 31.79 GiB/s
Bandwidth (single) 15.89 GiB/s
Bandwidth (dual) 31.79 GiB/s
Max memory 32 GiB

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes12
Configs1x4, 1x2+2x1 and 4x1


Features[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_i7/i7-5500du&oldid=70740"
Facts about "Core i7-5500DU - Intel"
RDF feed
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ description16-way set associative +
l3$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +