From WikiChip
Difference between revisions of "Template:microarchitecture"

 
(36 intermediate revisions by 4 users not shown)
Line 1: Line 1:
−
<includeonly>{| style="border: solid 1px #ccffcc;  width:  275px; float: right; margin: 0 10px 10px 10px; text-align: left; font-size: 12px;"
+
<includeonly>{{#Invoke: microarchitecture|uarch}}</includeonly><noinclude>{{documentation}}
−
| style="text-align: center; background: #ccffcc; font-size: 16px;" colspan="2" | [[codename::{{{name|NAME-MISSING}}}|  ]]'''[[name::{{{name|NAME-MISSING}}}]] µarch'''
 
−
{{#if:{{{designer|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{designer|}}}|{{!}} '''Designer''' {{!}}{{!}} [[designer::{{{designer}}}]]|}}
 
−
{{#if:{{{manufacturer|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{manufacturer|}}}|{{!}} '''Manufacturer''' {{!}}{{!}} [[manufacturer::{{{manufacturer}}}]]|}}
 
−
{{#if:{{{introduction|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{introduction|}}}|{{!}} '''Introduction''' {{!}}{{!}} [[first launched::{{{introduction}}}]]|}}
 
−
{{#if:{{{phase-out|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{phase-out|}}}|{{!}} '''Phase-out''' {{!}}{{!}} [[phase-out::{{{phase-out}}}]]|}}
 
−
{{#if:{{{process|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{process|}}}|{{!}} '''Process''' {{!}}{{!}} [[process::{{{process}}}]]{{#if:{{{process 2|}}}|, [[process::{{{process 2}}}]]}} |}}
 
−
{{#if:{{{cores|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{cores|}}}|{{!}} '''Cores''' {{!}}{{!}} [[core count::{{{cores}}}]]{{#if:{{{cores 2|}}}|, [[core count::{{{cores 2}}}]]}}{{#if:{{{cores 3|}}}|, [[core count::{{{cores 3}}}]]}}{{#if:{{{cores 4|}}}|, [[core count::{{{cores 4}}}]]}}|}}
 
−
{{#if:{{{pipeline|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{pipeline|}}}|{{!}} style="text-align: center; background: #ccffcc; font-size: 12px;" colspan="2" {{!}} '''Pipeline'''|}}
 
−
{{#if:{{{type|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{type|}}}|{{!}} '''Arch''' {{!}}{{!}} {{{type}}}{{comma2|{{{type 2|}}}}}{{comma2|{{{type 3|}}}}}{{comma2|{{{type 4|}}}}}{{comma2|{{{type 5|}}}}}|}}
 
−
{{#if:{{{OoOE|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{OoOE|}}}|{{!}} '''OoOE''' {{!}}{{!}} {{{OoOE}}}|}}
 
−
{{#if:{{{speculative|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{speculative|}}}|{{!}} '''Speculative Execution''' {{!}}{{!}} {{{speculative}}}|}}
 
−
{{#if:{{{renaming|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{renaming|}}}|{{!}} '''Register Renaming''' {{!}}{{!}} {{{renaming}}}|}}
 
−
{{#if:{{{stages|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{stages|}}}|{{!}} '''Stages''' {{!}}{{!}} [[pipeline stages::{{{stages}}}]]{{#if:{{{stages max|}}}|–[[pipeline stages::{{{stages max}}}]]}}|}}
 
−
{{#if:{{{stages min|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{stages min|}}}|{{!}} '''Stages''' {{!}}{{!}} [[pipeline stages (min)::{{{stages min}}}]]{{#if:{{{stages max|}}}|-[[pipeline stages (max)::{{{stages max}}}]]}}|}}
 
−
{{#if:{{{issues|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{issues|}}}|{{!}} '''Issues''' {{!}}{{!}} {{{issues}}}|}}
 
−
{{#if:{{{inst|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{inst|}}}|{{!}} style="text-align: center; background: #ccffcc; font-size: 12px;" colspan="2" {{!}} '''Instructions'''|}}
 
−
{{#if:{{{isa|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{isa|}}}|{{!}} '''ISA''' {{!}}{{!}} {{{isa}}}{{comma2|{{{isa 2|}}}}}{{comma2|{{{isa 3|}}}}}|}}
 
−
{{#if:{{{feature|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{feature|}}}|{{!}} '''Features''' {{!}}{{!}} {{{feature}}}|}}
 
−
{{#if:{{{extension|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{extension|}}}|{{!}} '''Extensions''' {{!}}{{!}} {{{extension}}}{{#if:{{{extension 2|}}}|, {{{extension 2}}}}}{{#if:{{{extension 3|}}}|, {{{extension 3}}}}}{{#if:{{{extension 4|}}}|, {{{extension 4}}}}}{{#if:{{{extension 5|}}}|, {{{extension 5}}}}}{{#if:{{{extension 6|}}}|, {{{extension 6}}}}}{{#if:{{{extension 7|}}}|, {{{extension 7}}}}}{{#if:{{{extension 8|}}}|, {{{extension 8}}}}}{{#if:{{{extension 9|}}}|, {{{extension 9}}}}}{{#if:{{{extension 10|}}}|, {{{extension 10}}}}}{{#if:{{{extension 11|}}}|, {{{extension 11}}}}}{{#if:{{{extension 12|}}}|, {{{extension 12}}}}}{{#if:{{{extension 13|}}}|, {{{extension 13}}}}}{{#if:{{{extension 14|}}}|, {{{extension 14}}}}}{{#if:{{{extension 15|}}}|, {{{extension 15}}}}}{{#if:{{{extension 16|}}}|, {{{extension 16}}}}}{{#if:{{{extension 17|}}}|, {{{extension 17}}}}}{{#if:{{{extension 18|}}}|, {{{extension 18}}}}}{{#if:{{{extension 19|}}}|, {{{extension 19}}}}}{{#if:{{{extension 20|}}}|, {{{extension 20}}}}}{{#if:{{{extension 21|}}}|, {{{extension 21}}}}}{{#if:{{{extension 22|}}}|, {{{extension 22}}}}}{{#if:{{{extension 23|}}}|, {{{extension 23}}}}}{{#if:{{{extension 24|}}}|, {{{extension 24}}}}}{{#if:{{{extension 25|}}}|, {{{extension 25}}}}}{{#if:{{{extension 26|}}}|, {{{extension 26}}}}}{{#if:{{{extension 27|}}}|, {{{extension 27}}}}}{{#if:{{{extension 28|}}}|, {{{extension 28}}}}}{{#if:{{{extension 29|}}}|, {{{extension 29}}}}}{{#if:{{{extension 30|}}}|, {{{extension 30}}}}}{{#if:{{{extension 31|}}}|, {{{extension 31}}}}}{{#if:{{{extension 32|}}}|, {{{extension 32}}}}}{{#if:{{{extension 33|}}}|, {{{extension 33}}}}}{{#if:{{{extension 34|}}}|, {{{extension 34}}}}}{{#if:{{{extension 35|}}}|, {{{extension 35}}}}}{{#if:{{{extension 36|}}}|, {{{extension 36}}}}}{{#if:{{{extension 37|}}}|, {{{extension 37}}}}}{{#if:{{{extension 38|}}}|, {{{extension 38}}}}}{{#if:{{{extension 39|}}}|, {{{extension 39}}}}}{{#if:{{{extension 40|}}}|, {{{extension 40}}}}} |}}
 
−
{{#if:{{{cache|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{cache|}}}|{{!}} style="text-align: center; background: #ccffcc; font-size: 12px;" colspan="2" {{!}} '''Cache'''|}}
 
−
{{#if:{{{l1i|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{l1i|}}}|{{!}} '''L1i$''' {{!}}{{!}} {{{l1i}}}{{#if:{{{l1i per|}}}|/{{{l1i per}}}}} {{#if:{{{l1i desc|}}}|({{{l1i desc}}})}}|}}
 
−
{{#if:{{{l1d|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{l1d|}}}|{{!}} '''L1d$''' {{!}}{{!}} {{{l1d}}}{{#if:{{{l1d per|}}}|/{{{l1d per}}}}} {{#if:{{{l1d desc|}}}|({{{l1d desc}}})}}|}}
 
−
{{#if:{{{l2|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{l2|}}}|{{!}} '''L2$''' {{!}}{{!}} {{{l2}}}{{#if:{{{l2 per|}}}|/{{{l2 per}}}}} {{#if:{{{l2 desc|}}}|({{{l2 desc}}})}}|}}
 
−
{{#if:{{{l3|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{l3|}}}|{{!}} '''L3$''' {{!}}{{!}} {{{l3}}}{{#if:{{{l3 per|}}}|/{{{l3 per}}}}} {{#if:{{{l3 desc|}}}|({{{l3 desc}}})}}|}}
 
−
{{#if:{{{l4|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{l4|}}}|{{!}} '''L4$''' {{!}}{{!}} {{{l4}}}{{#if:{{{l4 per|}}}|/{{{l4 per}}}}} {{#if:{{{l4 desc|}}}|({{{l4 desc}}})}}|}}
 
−
{{#if:{{{core names|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{core names|}}}|{{!}} style="text-align: center; background: #ccffcc; font-size: 12px;" colspan="2" {{!}} '''Cores'''|}}
 
−
{{#if:{{{core name|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{core name|}}}|{{!}} colspan="2" {{!}} {{{core name|}}}{{comma2|{{{core name 2|}}}}}{{comma2|{{{core name 3|}}}}}{{comma2|{{{core name 4|}}}}}{{comma2|{{{core name 5|}}}}}{{comma2|{{{core name 6|}}}}}{{comma2|{{{core name 7|}}}}}{{comma2|{{{core name 8|}}}}}{{comma2|{{{core name 9|}}}}}{{comma2|{{{core name 10|}}}}}|}}
 
−
{{#if:{{{succession|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{succession|}}}|{{!}} style="text-align: center; background: #ccffcc; font-size: 12px;" colspan="2" {{!}} '''Succession'''|}}
 
−
{{#if:{{{predecessor|}}}{{{successor|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{predecessor|}}}{{{successor|}}}|{{!}} {{#if:{{{predecessor|}}}|'''←'''}} {{!}}{{!}} {{#if:{{{successor|}}}|style="text-align: right;" {{!}} '''→'''}}|}}
 
−
{{#if:{{{predecessor|}}}{{{successor|}}}|{{!-}}|<div></div>}}
 
−
{{#if:{{{predecessor|}}}{{{successor|}}}|{{!}} {{#if:{{{predecessor|}}}|[[{{{predecessor link|{{{predecessor}}}}}}|{{{predecessor}}}]]}} {{!}}{{!}} {{#if:{{{successor|}}}|style="text-align: right;" {{!}} [[{{{successor link|{{{successor}}}}}}|{{{successor}}}]]}}|}}
 
−
|}<!--
 
−
-->[[Category:all microarchitectures]]<!--
 
−
-->[[Category:microarchitectures by {{{manufacturer}}}]]<!--
 
−
-->[[full page name::{{FULLPAGENAME}}| ]]<!--
 
−
-->[[instance of::microarchitecture| ]]<!--
 
−
--></includeonly><noinclude>{{documentation}}
 
 
</noinclude>
 
</noinclude>

Latest revision as of 17:07, 21 September 2018

Code[edit]

{{microarchitecture
| atype         = "CPU" or "GPU" (meta-related)
| name          = 
| designer      = 
| manufacturer  = 
| introduction  = 
| phase-out     =
| process       = 
| cores         = 
| cores 2       = 
| cores N       = 

| type          = <!-- e.g. "Superscalar" -->
| type 2        = 
| type N        = 
| oooe          = <!-- Yes or No only -->
| speculative   = <!-- Yes or No only -->
| renaming      = <!-- Yes or No only -->
| stages        = <!-- ONLY IF FIXED SIZE, otherwise use below for range -->
| stages min    = 
| stages max    =
| decode        = 2-way

| isa           = 
| isa 2         = 
| isa N         = 
| feature       = 
| extension     = 
| extension 2   = 
| extension N   = 

| l1i           =
| l1i per       =
| l1i desc      =
| l1d           = 
| l1d per       = 
| l1d desc      =
| l2            = 
| l2 per        = 
| l2 desc       = 
| l3            = 
| l3 per        = 
| l3 desc       = 

| core name        =
| core name 2      =
| core name N      =

| predecessor      = 
| predecessor link = 
| successor        = 
| successor link   = 
| successor 2      = 
| successor 2 link = 
| successor N      = 
| successor N link = 
}}
Retrieved from "https://en.wikichip.org/w/index.php?title=Template:microarchitecture&oldid=82672"