From WikiChip
Difference between revisions of "intel/core i7/i7-4950hq"
< intel‎ | core i7

m (Bot: moving all {{mpu}} to {{chip}})
 
(29 intermediate revisions by 5 users not shown)
Line 1: Line 1:
{{intel title|i7-4950HQ}}
+
{{intel title|Core i7-4950HQ}}
{{mpu
+
{{chip
| name              = Intel i7-4950HQ
+
| name              = Intel Core i7-4950HQ
 
| image              =  
 
| image              =  
 
| image size        =  
 
| image size        =  
 
| no image          = yes
 
| no image          = yes
 
| caption            =  
 
| caption            =  
 +
| designer          = Intel
 
| manufacturer      = Intel
 
| manufacturer      = Intel
 +
| model number      = i7-4950HQ
 +
| part number        = CL8064701509700
 
| market            = Mobile
 
| market            = Mobile
 
| first announced    = June 2, 2013
 
| first announced    = June 2, 2013
Line 14: Line 17:
  
 
| family            = Core i7
 
| family            = Core i7
| part number        = CL8064701509700
+
| locked            = Yes
 
| frequency          = 2400 MHz
 
| frequency          = 2400 MHz
| turbo frequency    = yes
+
 
 
| turbo frequency1  = 3600 MHz
 
| turbo frequency1  = 3600 MHz
 
| turbo frequency2  = 3500 MHz
 
| turbo frequency2  = 3500 MHz
 
| turbo frequency3  = 3400 MHz
 
| turbo frequency3  = 3400 MHz
 
| turbo frequency4  = 3400 MHz
 
| turbo frequency4  = 3400 MHz
 +
| bus type          = DMI 2.0
 +
| bus speed          =
 +
| bus rate          = 5 GT/s
 +
| clock multiplier  = 24
 +
| s-spec            = SR18G
  
 
| microarch          = Haswell  
 
| microarch          = Haswell  
 
| platform          = Shark Bay
 
| platform          = Shark Bay
| core name          = Crystal Well
+
| core name          =  
 +
| core family        = 06
 +
| core model        = 46
 
| core stepping      = C0
 
| core stepping      = C0
| process            = 22 nn
+
| process            = 22 nm
 
| die size          =  
 
| die size          =  
 
| word size          = 64 bits
 
| word size          = 64 bits
Line 32: Line 42:
 
| thread count      = 8
 
| thread count      = 8
 
| max cpus          = 1
 
| max cpus          = 1
| max memory        = 32 GB
+
| max memory        = 32 GiB
 +
 
 +
 
 +
| tdp                = 47 W
 +
| temp max          = 100 C
 +
 
 +
|package module 1={{packages/intel/fcbga-1364}}
 
}}
 
}}
 +
'''Core i7-4950HQ''' is a [[quad core]] [[64-bit architecture|64-bit]] [[microprocessor]] designed by [[Intel]] in 2013. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[Intel Iris Pro 5200]] integrated graphic and features a large 128 MB [[L4$]] cache called {{intel|Crystal Well}}.
  
{{cache
+
== Cache ==
| l1 cache           = 128 KB
+
{{main|intel/microarchitectures/haswell#Memory_Hierarchy|l1=Haswell § Cache}}
| l1 desc            =
+
This specific microprocessor includes the [[has feature::Crystal Well]] cache.
| l1 inst            = 4x32 KB
+
{{cache info
| l1 inst desc       = 8-way set associative
+
|l1i cache=128 KiB
| l1 data            = 4x32 KB
+
|l1i break=4x32 KiB
| l1 data desc       = 8-way set associative
+
|l1i desc=8-way set associative
| l2 cache           = 1 MB
+
|l1i extra=(per core, write-back)
| l2 desc           = 4x256 KB 8-way set associative
+
|l1d cache=128 KiB
| l3 cache           = 6 MB
+
|l1d break=4x32 KiB
| l3 desc           = 12-way set associative
+
|l1d desc=8-way set associative
| l4 cache           = 128 MB
+
|l1d extra=(per core, write-back)
| l4 desc           = 16-way set associative (see {{intel|Crystal Well}})
+
|l2 cache=1 MiB
 +
|l2 break=4x256 KiB
 +
|l2 desc=8-way set associative
 +
|l2 extra=(per core, write-back)
 +
|l3 cache=6 MiB
 +
|l3 desc=12-way set associative
 +
|l3 extra=(shared)
 +
|l4 cache=128 MiB
 +
|l4 desc=16-way set associative
 +
|l4 extra=(see {{intel|Crystal Well}})
 
}}
 
}}
  
 +
== Graphics ==
 
{{integrated graphic
 
{{integrated graphic
| gpu                = Intel Iris Pro 5200
+
| gpu                = Intel Iris Pro Graphics 5200
 
| displays          = 3
 
| displays          = 3
 
| frequency          = 200 MHz
 
| frequency          = 200 MHz
 
| max frequency      = 1300 MHz
 
| max frequency      = 1300 MHz
 +
| output edp        = Yes
 +
| output dp          = Yes
 +
| output hdmi        = Yes
 +
| output vga        = Yes
 +
| directx ver        = 11.2
 +
| directx ver 1      = 12
 +
| opengl ver        = 4.3
 +
| max res hdmi      = 3840x2160
 +
| max res hdmi freq  = 60Hz
 +
| max res dp        = 3840x2160
 +
| max res dp freq    = 60Hz
 +
| max res vga        = 2880x1800
 +
| max res vga freq  = 60Hz
 
}}
 
}}
  
 +
== Memory controller ==
 
{{integrated memory controller
 
{{integrated memory controller
| type              = {{list-0|DDR3L-1333|DDR3L-1600}}
+
| type              = DDR3L-1333
 +
| type 1            = DDR3L-1600
 
| controllers        = 1
 
| controllers        = 1
 
| channels          = 2
 
| channels          = 2
Line 64: Line 106:
 
| max bandwidth      = 25,600 MB/s
 
| max bandwidth      = 25,600 MB/s
 
| max memory        = 32,768 MB
 
| max memory        = 32,768 MB
 +
}}
 +
 +
== Features ==
 +
{{x86 features
 +
| em64t    = Yes
 +
| nx        = Yes
 +
| txt      = Yes
 +
| tsx      = Yes
 +
| ht        = Yes
 +
| tbt2      = Yes
 +
| vt-x      = Yes
 +
| vt-d      = Yes
 +
| mmx      = Yes
 +
| sse      = Yes
 +
| sse2      = Yes
 +
| sse3      = Yes
 +
| ssse3    = Yes
 +
| sse4      = Yes
 +
| sse4.1    = Yes
 +
| sse4.2    = Yes
 +
| aes      = Yes
 +
| avx      = Yes
 +
| avx2      = Yes
 +
| bmi      = Yes
 +
| bmi1      = Yes
 +
| bmi2      = Yes
 +
| f16c      = Yes
 +
| fma3      = Yes
 
}}
 
}}

Latest revision as of 16:22, 13 December 2017

Edit Values
Intel Core i7-4950HQ
General Info
DesignerIntel
ManufacturerIntel
Model Numberi7-4950HQ
Part NumberCL8064701509700
S-SpecSR18G
MarketMobile
IntroductionJune 2, 2013 (announced)
June 4, 2013 (launched)
End-of-lifeMay 22, 2015 (last order)
November 20, 2015 (last shipment)
ShopAmazon
General Specs
FamilyCore i7
LockedYes
Frequency2400 MHz
Turbo Frequency3600 MHz (1 core),
3500 MHz (2 cores),
3400 MHz (3 cores),
3400 MHz (4 cores)
Bus typeDMI 2.0
Bus rate5 GT/s
Clock multiplier24
Microarchitecture
MicroarchitectureHaswell
PlatformShark Bay
Core Family06
Core Model46
Core SteppingC0
Process22 nm
Word Size64 bits
Cores4
Threads8
Max Memory32 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP47 W
OP Temperature – 100 C
Packaging
PackageFCBGA-1364 (BGA)
Dimension37.4 mm x 32 mm
Pitch0.7 mm
Ball Count1364
Ball CompSAC405
InterconnectBGA-1364

Core i7-4950HQ is a quad core 64-bit microprocessor designed by Intel in 2013. The microprocessor is based on the Haswell microarchitecture. This MPU includes the Intel Iris Pro 5200 integrated graphic and features a large 128 MB L4$ cache called Crystal Well.

Cache[edit]

Main article: Haswell § Cache

This specific microprocessor includes the Crystal Well cache.

Cache Info [Edit Values]
L1I$ 128 KiB
131,072 B
0.125 MiB
4x32 KiB 8-way set associative (per core, write-back)
L1D$ 128 KiB
131,072 B
0.125 MiB
4x32 KiB 8-way set associative (per core, write-back)
L2$ 1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
4x256 KiB 8-way set associative (per core, write-back)
L3$ 6 MiB
6,144 KiB
6,291,456 B
0.00586 GiB
12-way set associative (shared)
L4$ 128 MiB
131,072 KiB
134,217,728 B
0.125 GiB
16-way set associative (see Crystal Well)

Graphics[edit]

Integrated Graphic Information
GPU Intel Iris Pro Graphics 5200
Displays 3
Frequency 200 MHz
0.2 GHz
200,000 KHz
Max frequency 1300 MHz
1.3 GHz
1,300,000 KHz
Output DisplayPort, Embedded DisplayPort, HDMI, VGA
DirectX 11.2, 12
OpenGL 4.3
Max HDMI Res 3840x2160 @60Hz
Max DP Res 3840x2160 @60Hz
Max VGA Res 2880x1800 @60Hz

Memory controller[edit]

Integrated Memory Controller
Type DDR3L-1333, DDR3L-1600
Controllers 1
Channels 2
ECC Support No
Max bandwidth 25,600 MB/s
Max memory 32,768 MB

Features[edit]

has featureintegrated gpu +
integrated gpuIntel Iris Pro 5200 +
integrated gpu base frequency200 MHz (0.2 GHz, 200,000 KHz) +
integrated gpu max frequency1,300 MHz (1.3 GHz, 1,300,000 KHz) +
l2$ description4x256 KB 8-way set associative +
l3$ description12-way set associative +
l4$ description16-way set associative (see <a href="/wiki/intel/crystal_well" title="intel/crystal well">Crystal Well</a>) +