Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "zhaoxin/kaixian/kx-5640"
(wptyjmxvdq) |
(del spam) |
||
| Line 1: | Line 1: | ||
{{zhaoxin title|KaiXian KX-5640}} | {{zhaoxin title|KaiXian KX-5640}} | ||
{{chip | {{chip | ||
| − | + | |name=KaiXian KX-5640 | |
| − | |name= | + | |image=KX-5640.png |
| − | | | + | |caption=KX-5640 front |
| − | + | |designer=Zhaoxin | |
| − | + | |manufacturer=HLMC | |
| − | + | |model number=KX-5640 | |
| − | + | |part number=KX-5640 | |
| − | + | |market=Desktop | |
| − | + | |market 2=Mobile | |
| − | |caption= | + | |market 3=Embedded |
| − | + | |first announced=December 28, 2017 | |
| − | + | |first launched=December 28, 2017 | |
| − | + | |family=KaiXian | |
| − | + | |series=KX-5000 | |
| − | |designer | + | |frequency=2,000 MHz |
| − | + | |bus type=PCIe 3.0 | |
| − | + | |bus links=4 | |
| − | + | |bus rate=8 GT/s | |
| − | |manufacturer | + | |clock multiplier=20 |
| − | + | |isa=x86-64 | |
| − | |model number= | + | |isa family=x86 |
| − | + | |microarch=WuDaoKou | |
| − | + | |process=28 nm | |
| − | + | |transistors=2,100,000,000 | |
| − | + | |technology=CMOS | |
| − | + | |die area=187 mm² | |
| − | |part number | + | |word size=64 bit |
| − | + | |core count=4 | |
| − | + | |thread count=4 | |
| − | + | |max cpus=1 | |
| − | + | |max memory=64 GiB | |
| − | + | |tjunc min=0 °C | |
| − | + | |tjunc max=90 °C | |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |market= | ||
| − | |market 2= | ||
| − | |market 3= | ||
| − | |first announced= | ||
| − | |first launched= | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |family | ||
| − | |series= | ||
| − | |||
| − | |frequency= | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |bus type= | ||
| − | |||
| − | |bus links= | ||
| − | |bus rate= | ||
| − | |clock multiplier= | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |isa= | ||
| − | |isa family= | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |microarch | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |process | ||
| − | |transistors= | ||
| − | |technology= | ||
| − | |die area= | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |word size= | ||
| − | |core count= | ||
| − | |thread count= | ||
| − | |max | ||
| − | |max memory | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |tjunc min= | ||
| − | |tjunc max= | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
'''KaiXian KX-5640''' is a {{arch|64}} [[quad-core]] [[x86]] microprocessor designed by [[Zhaoxin]] and introduced in late [[2017]] specifically for the [[Chinese]] market. This processor is fabricated on a [[28 nm process]] based on the {{zhaoxin|WuDaoKou|l=arch}} microarchitecture. The KX-5640 operates at 2 GHz with a TDP of ? W and supports up to 64 GiB of dual-channel DDR4-2133 memory. The KX-5640 also incorporates an integrated graphics processor. | '''KaiXian KX-5640''' is a {{arch|64}} [[quad-core]] [[x86]] microprocessor designed by [[Zhaoxin]] and introduced in late [[2017]] specifically for the [[Chinese]] market. This processor is fabricated on a [[28 nm process]] based on the {{zhaoxin|WuDaoKou|l=arch}} microarchitecture. The KX-5640 operates at 2 GHz with a TDP of ? W and supports up to 64 GiB of dual-channel DDR4-2133 memory. The KX-5640 also incorporates an integrated graphics processor. | ||
Latest revision as of 22:31, 3 April 2025
| Edit Values | |
| KaiXian KX-5640 | |
 | |
| KX-5640 front | |
| General Info | |
| Designer | Zhaoxin |
| Manufacturer | HLMC |
| Model Number | KX-5640 |
| Part Number | KX-5640 |
| Market | Desktop, Mobile, Embedded |
| Introduction | December 28, 2017 (announced) December 28, 2017 (launched) |
| General Specs | |
| Family | KaiXian |
| Series | KX-5000 |
| Frequency | 2,000 MHz |
| Bus type | PCIe 3.0 |
| Bus rate | 4 × 8 GT/s |
| Clock multiplier | 20 |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | WuDaoKou |
| Process | 28 nm |
| Transistors | 2,100,000,000 |
| Technology | CMOS |
| Die | 187 mm² |
| Word Size | 64 bit |
| Cores | 4 |
| Threads | 4 |
| Max Memory | 64 GiB |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
| Electrical | |
| Tjunction | 0 °C – 90 °C |
KaiXian KX-5640 is a 64-bit quad-core x86 microprocessor designed by Zhaoxin and introduced in late 2017 specifically for the Chinese market. This processor is fabricated on a 28 nm process based on the WuDaoKou microarchitecture. The KX-5640 operates at 2 GHz with a TDP of ? W and supports up to 64 GiB of dual-channel DDR4-2133 memory. The KX-5640 also incorporates an integrated graphics processor.
 |
Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release. |
Cache[edit]
- Main article: WuDaoKou § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
|||||||||||||||||||||||||
Memory controller[edit]
 |
Integrated Memory Controller
|
|||||||||||||
|
||||||||||||||
Expansions[edit]
 |
Expansion Options |
|||
|
||||
Graphics[edit]
 |
Integrated Graphics Information
|
|||||||||||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||||||||||||
Features[edit]
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||||||||||||||||
Facts about "KaiXian KX-5640 - Zhaoxin"