Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:multi-core processors info"
(add info) |
(add links) |
||
| Line 39: | Line 39: | ||
* [[heptacosa-core|27]] | * [[heptacosa-core|27]] | ||
* [[octacosa-core|'''28''']] | * [[octacosa-core|'''28''']] | ||
| − | * [[ | + | * [[nоnacosa-core|29]] <!-- @ --> |
* [[triaconta-core|'''30''']] | * [[triaconta-core|'''30''']] | ||
| − | * [[32-core|'''32''']] | + | * [[32-core|'''32''']] <!-- dotriaconta-core --> |
| − | * [[40-core|'''40''']] | + | * [[40-core|'''40''']] <!-- tetraconta-core --> |
| − | * [[46-core|46]] | + | * [[46-core|46]] <!-- hexatetraconta-core --> |
| − | * [[48-core|'''48''']] | + | * [[48-core|'''48''']] <!-- (-23?) octatetraconta-core --> |
| − | * [[56-core|56]] | + | * [[56-core|56]] <!-- hexapentaconta-core --> |
| − | * [[64-core|''' | + | * [[nonacosa-core|'''64''']] <!-- (-29) tetrahexaconta-core --> |
| − | * [[96-core|'''96''']] | + | * [[octahexaconta-core|68]] |
| − | * [[128-core|128]] | + | * [[doheptaconta-core|'''72''']] <!-- (-27) doheptaconta-core --> |
| + | * [[96-core|'''96''']] <!-- hexanonaconta-core --> | ||
| + | * [[hecta-core|100]] <!-- | ||
| + | * [[128-core|128]] (octacosahecta-core) | ||
* [[256-core|256]] | * [[256-core|256]] | ||
| − | * [[512-core|512]] | + | * [[512-core|512]] --> |
}} | }} | ||
|} | |} | ||
Latest revision as of 16:52, 13 December 2024
| Multi-Core CPUs | |
| Many-Core | |
| Multi-Core | |