Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/sierra forest"
m (→New instructions) |
(→CPUID) |
||
| (3 intermediate revisions by 2 users not shown) | |||
| Line 8: | Line 8: | ||
|process=Intel 3 | |process=Intel 3 | ||
|isa=x86-64 | |isa=x86-64 | ||
| − | |predecessor= | + | |predecessor=Emerald Rapids |
|predecessor link=intel/microarchitectures/emerald rapids | |predecessor link=intel/microarchitectures/emerald rapids | ||
| + | |successor=Clearwater Forest | ||
|contemporary=Granite Rapids | |contemporary=Granite Rapids | ||
|contemporary link=intel/microarchitectures/granite rapids | |contemporary link=intel/microarchitectures/granite rapids | ||
|succession=Yes | |succession=Yes | ||
}} | }} | ||
| − | '''Sierra Forest''' (''' | + | '''Sierra Forest''' ('''SRF''') is a new Atom based architecture for servers, built on [[Intel]]'s [[3 nm]] node. |
== History == | == History == | ||
| Line 28: | Line 29: | ||
! Core !! Extended<br>Family !! Family !! Extended<br>Model !! Model | ! Core !! Extended<br>Family !! Family !! Extended<br>Model !! Model | ||
|- | |- | ||
| − | | rowspan="2" | SP || 0 || 0x6 || | + | | rowspan="2" | <!-- Crestmont --> SP || 0 || 0x6 || 0xA || 0xF |
| + | |- | ||
| + | | colspan="4" | [[Family 6 Model 175]] | ||
|- | |- | ||
| − | |||
|} | |} | ||
| Line 45: | Line 47: | ||
* {{x86|AVX-IFMA|<code>AVX IFMA</code>}} - Integer Fused Multiply Add | * {{x86|AVX-IFMA|<code>AVX IFMA</code>}} - Integer Fused Multiply Add | ||
* {{x86|AVX-VNNI-INT8|<code>AVX VNNI INT8</code>}} - AVX Vector Neural Network Instructions INT8 | * {{x86|AVX-VNNI-INT8|<code>AVX VNNI INT8</code>}} - AVX Vector Neural Network Instructions INT8 | ||
| − | * {{x86|LASS|<code> | + | * {{x86|LASS|<code>LASS</code>}} - Linear Address Space Separation |
Latest revision as of 18:54, 11 February 2025
| Edit Values | |
| Sierra Forest µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | 2024 |
| Process | Intel 3 |
| Instructions | |
| ISA | x86-64 |
| Succession | |
| Contemporary | |
| Granite Rapids | |
Sierra Forest (SRF) is a new Atom based architecture for servers, built on Intel's 3 nm node.
Contents
History[edit]
Sierra Forest was announced at the 2022 Intel Investor Meeting, it is a new microarchitecture that will day view alongside Granite Rapids in 2023.
Process Technology[edit]
Emerald rapids is planned to be manufactured on the Intel 3 process.
CPUID[edit]
| Core | Extended Family |
Family | Extended Model |
Model |
|---|---|---|---|---|
| SP | 0 | 0x6 | 0xA | 0xF |
| Family 6 Model 175 | ||||
Architecture[edit]
Key changes from Saphire Rapids[edit]
New instructions[edit]
Sierra Forest is set to introduce new instructions:
-
CMPCCXADD- Compare and Add if Condition is Met -
AVX IFMA- Integer Fused Multiply Add -
AVX VNNI INT8- AVX Vector Neural Network Instructions INT8 -
LASS- Linear Address Space Separation
This list is incomplete; you can help by expanding it.
See also[edit]
Facts about "Sierra Forest - Microarchitectures - Intel"
| codename | Sierra Forest + |
| designer | Intel + |
| first launched | 2024 + |
| full page name | intel/microarchitectures/sierra forest + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Sierra Forest + |