Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:interconnect arch"
(Replaced content with "HEy, I notice a few issues with your website that i would love to volunteet to fix for you give me a message on whatsapp +1(315)496-5859 visit our website : linktr.ee/se...") |
(align order of images with NoC and System Bus) |
||
| (One intermediate revision by one other user not shown) | |||
| Line 1: | Line 1: | ||
| − | + | <table class="guidebox"> | |
| − | + | <tr><td colspan="2">{{Navbar|Template:interconnect_arch|text=|mini=1|style=float:left;}}</td></tr> | |
| − | + | <tr><td class="header-main" colspan="2">Interconnect<br>Architectures</td></tr> | |
| − | + | <tr><td colspan="2" style="text-align: center;">[[File:interconnect.svg|225px|link=interconnect architecture]]</td></tr> | |
| + | <tr><td class="header" colspan="2">Concepts</td></tr> | ||
| + | <tr><td colspan="2"> | ||
| + | * [[Network On A Chip]] | ||
| + | * [[System Bus]] | ||
| + | </td></tr> | ||
| + | <tr><td class="header" colspan="2">General</td></tr> | ||
| + | <tr><td colspan="2"> | ||
| + | {{collist | ||
| + | | count = 3 | ||
| + | | | ||
| + | * [[accelerated graphics port|AGP]] | ||
| + | * [[CAPI]] | ||
| + | * [[ccix|CCIX]] | ||
| + | * {{cavium|CCPI}} | ||
| + | * {{ibm|DMI}} (IBM) | ||
| + | * {{intel|DMI}} (Intel) | ||
| + | * [[extended industry standard architecture|EISA]] | ||
| + | * [[Gen-Z]] | ||
| + | * {{hisilicon|Hydra}} | ||
| + | * [[hypertransport|HT]] | ||
| + | * {{amd|infinity fabric|IF}} | ||
| + | * [[industry standard architecture|ISA]] | ||
| + | * {{tsmc|LIPINCON}} | ||
| + | * [[micro channel|Micro Channel]] | ||
| + | * [[Multibus]] | ||
| + | * {{nvidia|NVLink}} | ||
| + | * [[peripheral component interconnect|PCI]] | ||
| + | * [[peripheral component interconnect express|PCIe]] | ||
| + | * [[pci extensions for instrumentation|PXI]] | ||
| + | * [[Q-Bus]] | ||
| + | * {{intel|quickpath interconnect|QPI}} | ||
| + | * [[S-100]] | ||
| + | * [[SS-50]] | ||
| + | * [[Unibus]] | ||
| + | * {{intel|ultrapath interconnect|UPI}} | ||
| + | * [[vesa local bus|VLB]] | ||
| + | }} | ||
| + | </td></tr> | ||
| + | <tr><td class="header" colspan="2">Peripheral</td></tr> | ||
| + | <tr><td colspan="2"> | ||
| + | * [[1-wire|1-Wire]] | ||
| + | * [[access.bus|ACCESS.bus]] | ||
| + | * [[centronics interface|Centronics]] | ||
| + | * [[general purpose interface bus|GPIB]] | ||
| + | * [[MIDI]] | ||
| + | * [[RS-232]] | ||
| + | * [[RS-422]] | ||
| + | * [[RS-423]] | ||
| + | * [[UNI/O bus]] | ||
| + | </td></tr> | ||
| + | <tr><td class="header" colspan="2">Storage Devices</td></tr> | ||
| + | <tr><td colspan="2"> | ||
| + | * [[nvm express|NVMe]] | ||
| + | * [[parallel ata|PATA]] | ||
| + | * [[serial ata|SATA]] | ||
| + | * [[sata express|SATAe]] | ||
| + | * [[serial storage architecture|SSA]] | ||
| + | * [[small computer system interface|SCSI]] | ||
| + | </td></tr> | ||
| + | <tr><td class="header" colspan="2">Audio Devices</td></tr> | ||
| + | <tr><td colspan="2"> | ||
| + | * [[inter-ic sound|I²S]] | ||
| + | * [[s/pdif|S/PDIF]] | ||
| + | </td></tr> | ||
| + | </table> | ||
Latest revision as of 09:14, 1 July 2024
| Interconnect Architectures | |
 | |
| Concepts | |
| General | |
| Peripheral | |
| Storage Devices | |
| Audio Devices | |