From WikiChip
Difference between revisions of "amd/ryzen 5/4500u"
< amd‎ | ryzen 5

(Added core family/model.)
Line 20: Line 20:
 
|microarch=Zen 2
 
|microarch=Zen 2
 
|core name=Renoir
 
|core name=Renoir
 +
|core family=23
 +
|core model=96
 +
|core stepping=A1
 
|process=7 nm
 
|process=7 nm
 
|transistors=9,800,000,000
 
|transistors=9,800,000,000
Line 32: Line 35:
 
|ctdp down=10 W
 
|ctdp down=10 W
 
|ctdp up=25 W
 
|ctdp up=25 W
−
|tcase min=0° C
+
|tcase min=0 °C
 
|tcase max=105 °C
 
|tcase max=105 °C
 
|package name 1=amd,socket_fp6
 
|package name 1=amd,socket_fp6
 
}}
 
}}
−
'''Ryzen 5 4500U''' is a {{arch|64}} [[hexa-core]] mid-range performance [[x86]] mobile microprocessor introduced by [[AMD]] in early [[2020]]. Fabricated on [[N7|TSMC's 7-nanometer process]] based on AMD's {{amd|Zen 2|Zen 2 microarchitecture|l=arch}}, the 4500U operates at a base frequency of 2.3 GHz with a [[TDP]] of 15 W and a {{amd|Precision Boost|Boost}} frequency of up to 4.0 GHz. This APU supports up to 64 GiB of DDR4-3200 or up to 32 GiB of quad-channel LPDDR4x-4266 memory. This chip integrates a {{amd|Radeon Vega 6}} Graphics operating at up to 1.5 GHz.
+
'''Ryzen 5 4500U''' is a {{arch|64}} [[hexa-core]] mid-range performance [[x86]] mobile microprocessor introduced by [[AMD]] in early [[2020]]. Fabricated on [[N7|TSMC's 7-nanometer process]] and based on AMD's {{amd|Zen 2|Zen 2 microarchitecture|l=arch}}, the 4500U operates at a base frequency of 2.3 GHz with a [[TDP]] of 15 W and a {{amd|Precision Boost|boost}} frequency of up to 4.0 GHz. This APU supports up to 64 GiB of DDR4-3200 or up to 32 GiB of quad-channel LPDDR4x-4266 memory. This chip integrates {{amd|Radeon Vega 6}} graphics operating at up to 1.5 GHz.
  
 
This model supports a configurable TDP-down of 10 W and TDP-up of 25 W.
 
This model supports a configurable TDP-down of 10 W and TDP-up of 25 W.
Line 57: Line 60:
 
|l3 cache=8 MiB
 
|l3 cache=8 MiB
 
|l3 break=2x4 MiB
 
|l3 break=2x4 MiB
 +
|l3 desc=16-way set associative
 +
|l3 policy=write-back
 
}}
 
}}
  
Line 68: Line 73:
 
|controllers=2
 
|controllers=2
 
|channels=4
 
|channels=4
−
|max bandwidth=68.27 GiB/s
+
|max bandwidth=68.27 GB/s
−
|bandwidth schan=17.88 GiB/s
+
|bandwidth schan=17.07 GB/s
 
|bandwidth dchan=34.13 GB/s
 
|bandwidth dchan=34.13 GB/s
 
|bandwidth qchan=68.27 GB/s
 
|bandwidth qchan=68.27 GB/s

Revision as of 20:27, 2 June 2021

Edit Values
Ryzen 5 4500U
General Info
DesignerAMD
ManufacturerTSMC
Model Number4500U
Part Number100-000000084
MarketMobile
IntroductionJanuary 6, 2020 (announced)
January 6, 2020 (launched)
ShopAmazon
General Specs
FamilyRyzen 5
Series4000
LockedYes
Frequency2,300 MHz
Turbo Frequency4,000 MHz
Clock multiplier23
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureZen 2
Core NameRenoir
Core Family23
Core Model96
Core SteppingA1
Process7 nm
Transistors9,800,000,000
TechnologyCMOS
Die156 mm²
Word Size64 bit
Cores6
Threads6
Max Memory64 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP15 W
cTDP down10 W
cTDP up25 W
Tcase0 °C – 105 °C
Packaging
Unknown package "amd,socket_fp6"

Ryzen 5 4500U is a 64-bit hexa-core mid-range performance x86 mobile microprocessor introduced by AMD in early 2020. Fabricated on TSMC's 7-nanometer process and based on AMD's Zen 2 microarchitecture, the 4500U operates at a base frequency of 2.3 GHz with a TDP of 15 W and a boost frequency of up to 4.0 GHz. This APU supports up to 64 GiB of DDR4-3200 or up to 32 GiB of quad-channel LPDDR4x-4266 memory. This chip integrates Radeon Vega 6 graphics operating at up to 1.5 GHz.

This model supports a configurable TDP-down of 10 W and TDP-up of 25 W.

Cache

Main article: Zen 2 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$384 KiB
393,216 B
0.375 MiB
L1I$192 KiB
196,608 B
0.188 MiB
6x32 KiB8-way set associative 
L1D$192 KiB
196,608 B
0.188 MiB
6x32 KiB8-way set associativewrite-back
L2$3 MiB
3,072 KiB
3,145,728 B
0.00293 GiB
  6x512 KiB8-way set associativewrite-back
L3$8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
  2x4 MiB16-way set associativewrite-back

Memory controller

This SoC features two memory controllers, each supporting DDR4 or LPDDR4x. This chip supports up to 64 GiB of dual-channel DDR4 memory with data rates of up to 3200 MT/s (51.2 GB/s) or up to 32 GiB of quad-channel LPDDR4x with data rates of up to 4266 MT/s (68.27 GB/s).

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-3200, LPDDR4x-4266
Max Mem64 GiB
Controllers2
Channels4
Max Bandwidth68.27 GB/s
63.581 GiB/s
65,107.346 MiB/s
68,270 MB/s
0.0621 TiB/s
0.0683 TB/s
Bandwidth
Single 17.07 GB/s
Double 34.13 GB/s
Quad 68.27 GB/s

Expansions

This processor has 16 PCIe lanes, 1x8 designated for a discrete GPU, 1x4 additional lanes for storage (e.g., NVMe), and 1x4 additional lanes reserved for additional peripherals (e.g., WiFi or LTE).

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 3.0
Max Lanes: 16
Configuration: 1x8+1x4+1x4, 2x4+1x4+1x4


Graphics

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPURadeon Vega 6
DesignerAMD
Execution Units6Max Displays4
Unified Shaders384
Burst Frequency1,500 MHz
1.5 GHz
1,500,000 KHz
OutputDP, HDMI
[Edit] Zen 2 with Radeon Vega Hardware Accelerated Video Capabilities
Codec Encode Decode
VP9 8bpc/10bpc 1080p240
4K 60 FPS
MPEG-2 (H.262) 8b 1080p240
4K 60 FPS 		1080p480
4K 120 FPS
HEVC (H.265) 8bpc/10bpc 1080p240
4K 60 FPS 		1080p240
4K 60 FPS

Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
SSE4aStreaming SIMD Extensions 4a
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
SHASHA Extensions
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
AMD-ViAMD-Vi (I/O MMU virtualization)
AMD-VAMD Virtualization
SenseMISenseMI Technology

Die

Main article: Zen 2 § Die

Renoir microprocessors are fabricated on TSMC's 7-nanometer process. This SoC integrates 9.8 billion transistors on a single 156 mm² monolithic die which includes both the Zen 2 CPU cores along with the Vega GPU and various other additional components.


renoir die.png

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/ryzen_5/4500u&oldid=99005"
Facts about "Ryzen 5 4500U - AMD"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Ryzen 5 4500U - AMD#pcie +
base frequency2,300 MHz (2.3 GHz, 2,300,000 kHz) +
clock multiplier23 +
core count6 +
core nameRenoir +
designerAMD +
die area156 mm² (0.242 in², 1.56 cm², 156,000,000 µm²) +
familyRyzen 5 +
first announcedJanuary 6, 2020 +
first launchedJanuary 6, 2020 +
full page nameamd/ryzen 5/4500u +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has amd amd-v technologytrue +
has amd amd-vi technologytrue +
has amd sensemi technologytrue +
has ecc memory supportfalse +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology +
has locked clock multipliertrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
integrated gpuRadeon Vega 6 +
integrated gpu designerAMD +
integrated gpu execution units6 +
integrated gpu max frequency1,500 MHz (1.5 GHz, 1,500,000 KHz) +
isax86-64 +
isa familyx86 +
l1$ size384 KiB (393,216 B, 0.375 MiB) +
l1d$ description8-way set associative +
l1d$ size192 KiB (196,608 B, 0.188 MiB) +
l1i$ description8-way set associative +
l1i$ size192 KiB (196,608 B, 0.188 MiB) +
l2$ description8-way set associative +
l2$ size3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) +
l3$ size8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
ldateJanuary 6, 2020 +
manufacturerTSMC +
market segmentMobile +
max case temperature378.15 K (105 °C, 221 °F, 680.67 °R) +
max cpu count1 +
max memory65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) +
max memory bandwidth68.27 GiB/s (69,908.48 MiB/s, 73.304 GB/s, 73,304.354 MB/s, 0.0667 TiB/s, 0.0733 TB/s) +
max memory channels4 +
microarchitectureZen 2 +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model number4500U +
nameRyzen 5 4500U +
part number100-000000084 +
process7 nm (0.007 μm, 7.0e-6 mm) +
series4000 +
smp max ways1 +
supported memory typeDDR4-3200 + and LPDDR4x-4266 +
tdp15 W (15,000 mW, 0.0201 hp, 0.015 kW) +
tdp down10 W (10,000 mW, 0.0134 hp, 0.01 kW) +
tdp up25 W (25,000 mW, 0.0335 hp, 0.025 kW) +
technologyCMOS +
thread count6 +
transistor count9,800,000,000 +
turbo frequency4,000 MHz (4 GHz, 4,000,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +