From WikiChip
Difference between revisions of "mediatek/helio/mt6797"
< mediatek‎ | helio

(Created page with "{{mediatek title|Helio X20 (MT6797)}} {{mpu | name = MediaTek Helio X20 | no image = yes | image = | image size = | caption...")
 
(Infinix Zero 4 Plus used it too)
 
(31 intermediate revisions by 16 users not shown)
Line 1: Line 1:
 
{{mediatek title|Helio X20 (MT6797)}}
 
{{mediatek title|Helio X20 (MT6797)}}
−
{{mpu
+
{{chip
−
| name               = MediaTek Helio X20
+
|name=MediaTek Helio X20
−
| no image           = yes
+
|no image=Yes
−
| image              =
+
|designer=MediaTek
−
| image size          =
+
|designer 2=ARM Holdings
−
| caption            =  
+
|manufacturer=TSMC
−
| designer           = MediaTek
+
|model number=Helio X20
−
| designer 2         = ARM Holdings
+
|part number=MT6797
−
| manufacturer       = TSMC
+
|part number 2=MTK6797
−
| model number       = Helio X20
+
|market=Mobile
−
| part number         = MT6797
+
|market 2=Embedded
−
| part number 2       = MTK6797
+
|first announced=May 12, 2015
−
| market             = Mobile
+
|first launched=March 16, 2016
−
| market 2           = Embedded
+
|family=Helio
−
| first announced     = May 12, 2015
+
|series=Helio X
−
| first launched     = May 12, 2015
+
|frequency=2,100 MHz
−
| last order          =  
+
|frequency 2=1,850 MHz
−
| last shipment      =  
+
|frequency 3=1,400 MHz
−
| release price      =  
+
|bus type=AMBA 4 AXI
 +
|isa=ARMv8
 +
|isa family=ARM
 +
|microarch=Cortex-A53
 +
|microarch 2=Cortex-A72
 +
|core name=Cortex-A53
 +
|core name 2=Cortex-A72
 +
|process=20 nm
 +
|technology=CMOS
 +
|die area=100 mm²
 +
|word size=64 bit
 +
|core count=10
 +
|thread count=10
 +
|max cpus=1
 +
}}
 +
'''Helio X20''' ('''MT6797''') is a {{arch|64}} [[deca-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] and introduced in early [[2016]]. This SoC incorporates 3 independent clusters of cores (called "Tri-Cluster" by MediaTek) operating at varying degrees of performance designed for certain workloads (operating at 1.4 GHz, 1.85 GHz, and 2.1 GHz) and supports up to 6 GiB of dual-channel LPDDR3-1866 memory. This SoC also incorporates a {{armh|Mali-T800 MP4}} [[IGP]] operating at 780 MHz. The chip has a modem supporting [[LTE]] User Equipment (UE) category 6.
 +
 
 +
The Helio X20 is identical to {{\\|Helio X25}} except for the lower clocked {{armh|Cortex-A72|A72|l=arch}} cores and the lower clocked GPU.
 +
== Architecture ==
 +
The Helio X20 is designed is composed of 3 individual clusters of CPU cores depending on the level of performance required by the active applications.
 +
 
 +
* Extreme Performance - 2x {{armh|Cortex-A72|l=arch}} @ 2.3 GHz
 +
* Performance/Power Balance - 4x {{armh|Cortex-A53|l=arch}} @ 1.85 GHz
 +
* Power Efficiency - 4x {{armh|Cortex-A53|l=arch}} @ 1.4 GHz
 +
 
 +
The three clusters are designed as a modified {{armh|big.LITTLE}} configuration.
  
−
| family              = Helio
+
[[File:mediatek helio x20.png|thumb|right|Architecture slide (note speeds changed since)]]
−
| series              = Helio X
 
−
| locked              =
 
−
| frequency          = 2,500 MHz
 
−
| frequency 2        = 2,000 MHz
 
−
| frequency 3        = 1,400 MHz
 
−
| bus type            = AMBA 4 AXI
 
−
| bus speed          =
 
−
| bus rate            =
 
−
| bus links          =
 
−
| clock multiplier    =
 
  
−
| isa family          = ARM
+
== Cache ==
−
| isa                = ARMv8
+
{{main|arm holdings/microarchitectures/cortex-a53#Memory_Hierarchy|arm holdings/microarchitectures/cortex-a72#Memory_Hierarchy|l1=Cortex-A53 § Cache|l2=Cortex-A72 § Cache}}
−
| microarch          = Cortex-A53
+
{{empty section}}
−
| microarch 2        = Cortex-A72
+
 
−
| platform            =  
+
== Memory controller ==
−
| chipset            =  
+
{{memory controller
−
| core name          = Cortex-A53
+
|type=LPDDR3-1600
−
| core name 2         = Cortex-A72
+
|ecc=No
−
| core family        =  
+
|max mem=6 GiB
−
| core model          =  
+
|controllers=1
−
| core stepping      =  
+
|channels=2
−
| process            = 20 nm
+
|width=32 bit
−
| transistors        =  
+
|max bandwidth=12.8 GB/s (11.92 GiB/s)
−
| technology          = CMOS
+
|bandwidth schan=6.4 GB/s (5.96 GiB/s)
−
| die area            = <!-- XX mm² -->
+
|bandwidth dchan=12.8 GB/s (11.92 GiB/s)
−
| die width          =  
+
}}
−
| die length          =  
+
 
−
| word size           = 64 bit
+
== Expansions ==
−
| core count          = 10
+
{{expansions
−
| thread count        = 10
+
|usb revision=2.0
−
| max cpus            = 1
+
|usb revision 2=3.0
 +
|usb ports=8
 +
|uart=4
 +
|gp io=Yes
 +
}}
 +
 
 +
== Graphics ==
 +
{{integrated graphics
 +
| gpu                = Mali-T880
 +
| device id           =  
 +
| designer            = ARM Holdings
 +
| execution units    = 4
 +
| max displays        =  
 
| max memory          =  
 
| max memory          =  
 +
| frequency          = 780 MHz
  
−
| electrical         =  
+
| output dsi         = Yes
−
| power              =
 
−
| v core              =
 
−
| v core tolerance    =
 
−
| v io                =
 
−
| v io 2              =
 
−
| v io 3              =
 
−
| sdp                =
 
−
| tdp                =
 
−
| tdp typical        =
 
−
| ctdp down          =
 
−
| ctdp down frequency =
 
−
| ctdp up            =
 
−
| ctdp up frequency  =
 
−
| temp min            =
 
−
| temp max            =
 
−
| tjunc min          =
 
−
| tjunc max          =
 
−
| tcase min          =
 
−
| tcase max          =
 
−
| tstorage min        = <!-- °C -->
 
−
| tstorage max        =
 
−
| tambient min        =
 
−
| tambient max        =
 
  
−
| packaging          =  
+
| max res dsi        = 2560x1600
−
| package 0          =  
+
 
−
| package 0 type      =  
+
| direct3d ver        = 11.2
−
| package 0 pins      =  
+
| opencl ver          = 1.2
−
| package 0 pitch    =  
+
| opengl ver          = 3.2
−
| package 0 width    =  
+
| opengl es ver      = 3.2
−
| package 0 length    =
+
| vulkan ver          = 1.0
−
| package 0 height    =  
+
| openvg ver          = 1.1
 
}}
 
}}
−
'''Helio X20''' ('''MT6797''') is a {{arch|64}} [[deca-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] and introduced in early [[2015]]. This SoC incorporates 3 independent clusters of cores (called "Tri-Cluster Technology" by MediaTek) operating at varying degrees of performance designed for certain workloads (operating at 1.4 GHz, 2 GHz, and 2.5 GHz) and supports dual-channel LPDDR3-933. This SoC also incorporates a {{armh|Mali-T800 MP4}} [[IGP]] operating at 700 MHz. The chip has a modem supporting [[LTE]] User Equipment (UE) category 6.
+
 
 +
== Wireless ==
 +
{{wireless links
 +
| wifi              = Yes
 +
| 80211ac          = Yes
 +
 
 +
| 2g                = Yes
 +
| csd              = Yes
 +
| gsm              = Yes
 +
| gprs              = Yes
 +
| edge              = Yes
 +
| cdmaone          =
 +
| is-95a            =
 +
| is-95b            =
 +
| 3g                = Yes
 +
| cdma2000          = Yes
 +
| cdma2000 1x      = Yes
 +
| cdma2000 1xev-do  = Yes
 +
| cdma2000 1x adv  =
 +
| umts              = Yes
 +
| wcdma            = 
 +
| td-scdma          = Yes
 +
| dc-hsdpa          = Yes
 +
| hsdpa            =
 +
| hsupa            = Yes
 +
| 4g                = Yes
 +
| lte a             = Yes
 +
| e-utran          = Yes
 +
| ue cat            = 6
 +
}}
 +
 
 +
== Image ==
 +
* Integrated image signal processor supports 32 MP
 +
* Supports image stabilization
 +
* Supports video stabilization
 +
* Supports noise reduction
 +
* Supports lens shading correction
 +
* Supports AE/AWB/AF
 +
* Supports edge enhancement
 +
* Supports face detection and visual tracking
 +
* Hardware JPEG encoder
 +
 
 +
== Video ==
 +
* Video encoding 4K2K @ 30fps with H.265 and HDR
 +
* Video decoding 4K2K @ 30fps, h.264, h.265 / HEVC, MPEG-1/2/4, VC-1, VP-8, VP-9
 +
 
 +
== Audio ==
 +
* Audio content sampling rates 8kHz to 192kHz
 +
* Audio content sampling format 8-bit/16-bit/24-bit Mono/Stereo
 +
* I2S, PCM
 +
* Encode: AMR-NB, AMR-WB, AAC, OGG, ADPCM
 +
* Decode: WAV, MP3, MP2, AAC, AMR-NB, AMR-WB, MIDI, Vorbis, APE, AAC-plus v1, AAC-plus v2, FLAC, WMA, ADPCM
 +
* 7.1 channel MHL output
 +
 
 +
== Utilizing devices ==
 +
* [[used by::Alcatel Flash (2017)]]
 +
* [[used by::Doogee F7]]
 +
* [[used by::Doogee F7 Pro]]
 +
* [[used by::Elephone R9]]
 +
* [[used by::Elephone S7]]
 +
* [[used by::HomTom HT10]]
 +
* [[used by::Kodak Ektra]]
 +
* [[used by::LeEco Le 2 Pro X620]]
 +
* [[used by::LeEco Le 2 X620]]
 +
* [[used by::LeEco Le S3 X626]]
 +
* [[used by::Meizu MX6]]
 +
* [[used by::Sharp Z2]]
 +
* [[used by::Vernee Apollo Lite]]
 +
* [[used by::Xiaomi Redmi Note 4]]
 +
* [[used by::Xiaomi Redmi Pro]]
 +
* [[used by::Leagoo T10]]
 +
* [[used by::Lenovo k8 Note]]
 +
* [[used by::Chuwi Hi9 Air]]
 +
* [[used by::CHAOHENG 10]]
 +
* [[used by::Infinix Zero 4 Plus]]
 +
{{expand list}}
 +
 
 +
== Die ==
 +
* TSMC [[20 nm process]]
 +
* 100 mm² die size
 +
* Quad-core ULP {{armh|Cortex-A53|l=arch}}
 +
** ~21.81 mm² per cluster
 +
*** ~4.23 mm² per core
 +
* Quad-core efficient {{armh|Cortex-A53|l=arch}}
 +
** ~29.73 mm² per cluster
 +
*** ~5.41 mm² per core
 +
* Dual-core High-performance {{armh|Cortex-A72|l=arch}} +  1 MiB L2
 +
** ~27.36 mm² per cluster
 +
*** ~ 9.60 mm² per core
 +
*** ~ 7.50 mm² for 1 MiB L2
 +
 
 +
 
 +
:[[File:mt6797 die.png|600px]]
 +
 
 +
== Bibliography ==
 +
* Mair, Hugh T., et al. "4.3 A 20nm 2.5 GHz ultra-low-power tri-cluster CPU subsystem with adaptive power allocation for optimal mobile SoC performance." Solid-State Circuits Conference (ISSCC), 2016 IEEE International. IEEE, 2016.

Latest revision as of 20:16, 2 May 2021

Edit Values
MediaTek Helio X20
General Info
DesignerMediaTek,
ARM Holdings
ManufacturerTSMC
Model NumberHelio X20
Part NumberMT6797,
MTK6797
MarketMobile, Embedded
IntroductionMay 12, 2015 (announced)
March 16, 2016 (launched)
General Specs
FamilyHelio
SeriesHelio X
Frequency2,100 MHz, 1,850 MHz, 1,400 MHz
Bus typeAMBA 4 AXI
Microarchitecture
ISAARMv8 (ARM)
MicroarchitectureCortex-A53, Cortex-A72
Core NameCortex-A53, Cortex-A72
Process20 nm
TechnologyCMOS
Die100 mm²
Word Size64 bit
Cores10
Threads10
Multiprocessing
Max SMP1-Way (Uniprocessor)

Helio X20 (MT6797) is a 64-bit deca-core ARM LTE system on a chip designed by MediaTek and introduced in early 2016. This SoC incorporates 3 independent clusters of cores (called "Tri-Cluster" by MediaTek) operating at varying degrees of performance designed for certain workloads (operating at 1.4 GHz, 1.85 GHz, and 2.1 GHz) and supports up to 6 GiB of dual-channel LPDDR3-1866 memory. This SoC also incorporates a Mali-T800 MP4 IGP operating at 780 MHz. The chip has a modem supporting LTE User Equipment (UE) category 6.

The Helio X20 is identical to Helio X25 except for the lower clocked A72 cores and the lower clocked GPU.

Architecture[edit]

The Helio X20 is designed is composed of 3 individual clusters of CPU cores depending on the level of performance required by the active applications.

The three clusters are designed as a modified big.LITTLE configuration.

Architecture slide (note speeds changed since)

Cache[edit]

Main articles: Cortex-A53 § Cache and Cortex-A72 § Cache
New text document.svg This section is empty; you can help add the missing info by editing this page.

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeLPDDR3-1600
Supports ECCNo
Max Mem6 GiB
Controllers1
Channels2
Width32 bit
Max Bandwidth12.8 GB/s (11.92 GiB/s)
"GB/s(11.92GiB/s)" is not declared as a valid unit of measurement for this property.
Bandwidth
Single 6.4 GB/s (5.96 GiB/s)
Double 12.8 GB/s (11.92 GiB/s)

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
USB
Revision2.0, 3.0
Ports8
UART
GP I/OYes


Graphics[edit]

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUMali-T880
DesignerARM Holdings
Execution Units4
Frequency780 MHz
0.78 GHz
780,000 KHz
OutputDSI
Max Resolution
DSI2560x1600
Standards
Direct3D11.2
OpenGL3.2
OpenCL1.2
OpenGL ES3.2
OpenVG1.1
Vulkan1.0

Wireless[edit]

Antu network-wireless-connected-100.svgWireless Communications
Wi-Fi
WiFi
802.11acYes
Cellular
2G
CSD Yes
GSM Yes
GPRS Yes
EDGE Yes
3G
UMTS
TD-SCDMAYes
DC-HSDPAYes
HSUPAYes
CDMA2000
1XYes
1xEV-DOYes
4G
LTE Advanced
E-UTRANYes
UE Cat6

Image[edit]

  • Integrated image signal processor supports 32 MP
  • Supports image stabilization
  • Supports video stabilization
  • Supports noise reduction
  • Supports lens shading correction
  • Supports AE/AWB/AF
  • Supports edge enhancement
  • Supports face detection and visual tracking
  • Hardware JPEG encoder

Video[edit]

  • Video encoding 4K2K @ 30fps with H.265 and HDR
  • Video decoding 4K2K @ 30fps, h.264, h.265 / HEVC, MPEG-1/2/4, VC-1, VP-8, VP-9

Audio[edit]

  • Audio content sampling rates 8kHz to 192kHz
  • Audio content sampling format 8-bit/16-bit/24-bit Mono/Stereo
  • I2S, PCM
  • Encode: AMR-NB, AMR-WB, AAC, OGG, ADPCM
  • Decode: WAV, MP3, MP2, AAC, AMR-NB, AMR-WB, MIDI, Vorbis, APE, AAC-plus v1, AAC-plus v2, FLAC, WMA, ADPCM
  • 7.1 channel MHL output

Utilizing devices[edit]

  • Alcatel Flash (2017)
  • Doogee F7
  • Doogee F7 Pro
  • Elephone R9
  • Elephone S7
  • HomTom HT10
  • Kodak Ektra
  • LeEco Le 2 Pro X620
  • LeEco Le 2 X620
  • LeEco Le S3 X626
  • Meizu MX6
  • Sharp Z2
  • Vernee Apollo Lite
  • Xiaomi Redmi Note 4
  • Xiaomi Redmi Pro
  • Leagoo T10
  • Lenovo k8 Note
  • Chuwi Hi9 Air
  • CHAOHENG 10
  • Infinix Zero 4 Plus

This list is incomplete; you can help by expanding it.

Die[edit]

  • TSMC 20 nm process
  • 100 mm² die size
  • Quad-core ULP Cortex-A53
    • ~21.81 mm² per cluster
      • ~4.23 mm² per core
  • Quad-core efficient Cortex-A53
    • ~29.73 mm² per cluster
      • ~5.41 mm² per core
  • Dual-core High-performance Cortex-A72 + 1 MiB L2
    • ~27.36 mm² per cluster
      • ~ 9.60 mm² per core
      • ~ 7.50 mm² for 1 MiB L2


mt6797 die.png

Bibliography[edit]

  • Mair, Hugh T., et al. "4.3 A 20nm 2.5 GHz ultra-low-power tri-cluster CPU subsystem with adaptive power allocation for optimal mobile SoC performance." Solid-State Circuits Conference (ISSCC), 2016 IEEE International. IEEE, 2016.
Retrieved from "https://en.wikichip.org/w/index.php?title=mediatek/helio/mt6797&oldid=98787"
Facts about "Helio X20 (MT6797) - MediaTek"
RDF feed
base frequency2,100 MHz (2.1 GHz, 2,100,000 kHz) +, 1,850 MHz (1.85 GHz, 1,850,000 kHz) + and 1,400 MHz (1.4 GHz, 1,400,000 kHz) +
bus typeAMBA 4 AXI +
core count10 +
core nameCortex-A53 + and Cortex-A72 +
designerMediaTek + and ARM Holdings +
die area100 mm² (0.155 in², 1 cm², 100,000,000 µm²) +
familyHelio +
first announcedMay 12, 2015 +
first launchedMarch 16, 2016 +
full page namemediatek/helio/mt6797 +
has 2g supporttrue +
has 3g supporttrue +
has 4g supporttrue +
has cdma2000 1x supporttrue +
has cdma2000 1xev-do supporttrue +
has cdma2000 supporttrue +
has csd supporttrue +
has dc-hsdpa supporttrue +
has e-utran supporttrue +
has ecc memory supportfalse +
has edge supporttrue +
has gprs supporttrue +
has gsm supporttrue +
has hsupa supporttrue +
has lte advanced supporttrue +
has td-scdma supporttrue +
has umts supporttrue +
instance ofmicroprocessor +
integrated gpuMali-T880 +
integrated gpu base frequency780 MHz (0.78 GHz, 780,000 KHz) +
integrated gpu designerARM Holdings +
integrated gpu execution units4 +
isaARMv8 +
isa familyARM +
ldateMarch 16, 2016 +
manufacturerTSMC +
market segmentMobile + and Embedded +
max cpu count1 +
max memory channels2 +
microarchitectureCortex-A53 + and Cortex-A72 +
model numberHelio X20 +
nameMediaTek Helio X20 +
part numberMT6797 + and MTK6797 +
process20 nm (0.02 μm, 2.0e-5 mm) +
seriesHelio X +
smp max ways1 +
supported memory typeLPDDR3-1600 +
technologyCMOS +
thread count10 +
used byAlcatel Flash (2017) +, Doogee F7 +, Doogee F7 Pro +, Elephone R9 +, Elephone S7 +, HomTom HT10 +, Kodak Ektra +, LeEco Le 2 Pro X620 +, LeEco Le 2 X620 +, LeEco Le S3 X626 +, Meizu MX6 +, Sharp Z2 +, Vernee Apollo Lite +, Xiaomi Redmi Note 4 +, Xiaomi Redmi Pro +, Leagoo T10 +, Lenovo k8 Note +, Chuwi Hi9 Air +, CHAOHENG 10 + and Infinix Zero 4 Plus +
user equipment category6 +
word size64 bit (8 octets, 16 nibbles) +